- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11566 > 73S8024RN-IMR/F (Maxim Integrated Products)IC SMART CARD INTERFACE 32SOIC PDF資料下載
參數(shù)資料
| 型號： | 73S8024RN-IMR/F |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 4/27頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SMART CARD INTERFACE 32SOIC |
| 標準包裝： | 2,500 |
| 系列： | * |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
73S8024RN Data Sheet
DS_8024RN_020
12
Rev. 2
8 Deactivation Sequence
Deactivation is initiated either by the system controller by setting the CMDVCC high, or automatically in
the event of hardware faults. Hardware faults are over-current, overheating, VDD fault, VPC fault, VCC fault,
and card extraction during the session. To be noted that VPC and VCC faults are linked together so that a
fault is generated when VPC goes lower than VCC.
The following steps show the deactivation sequence and the timing of the card control signals when the
system controller sets the CMDVCC high or OFF goes low due to a fault or card removal:
RST goes low at the end of t1.
CLK is set low at the end of t2.
I/O goes low at the end of t3. Out of reception mode.
VCC is shut down at the end of time t4. After a delay t5 (discharge of the VCC capacitor), VCC is low.
RST
CLK
I/O
VCC
t1
t2
t3
t4
t5
CMDVCC
-- OR --
OFF
t1 = > 0.5s, timing by 1.5MHz internal Oscillator
t2 = > 7.5s
t3 = > 0.5s
t4 = > 0.5s
t5 = depends on VCC filter capacitor.
For NDS application, CF=1F makes t1 + t2 + t3 + t4 + t5 < 100s
Figure 4: Deactivation Sequence
相關PDF資料 |
PDF描述 |
|---|---|
| 73S8024RN-IM/F | IC SMART CARD INTERFACE 32SOIC |
| V375C15M75BG | CONVERTER MOD DC/DC 15V 75W |
| VI-27R-IX-S | CONVERTER MOD DC/DC 7.5V 75W |
| 73S8024RN-20IMR/F | IC SMART CARD INTERFACE 20-QFN |
| VI-27P-IX-S | CONVERTER MOD DC/DC 13.8V 75W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 73ST32BFA | 制造商:Siemens 功能描述: |
| 73ST32DFA | 制造商:Siemens 功能描述: |
| 73ST32EFA | 制造商:Siemens 功能描述: |
| 73ST35DFA | 制造商:Siemens 功能描述: |
| 73ST36DFA | 制造商:Siemens 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。