- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369284 > 74ABT16853DGGRE4 (Texas Instruments, Inc.) DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS PDF資料下載
參數(shù)資料
| 型號： | 74ABT16853DGGRE4 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS |
| 中文描述： | 雙8位至9位奇偶總線收發(fā)器 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 153K |
| 代理商： | 74ABT16853DGGRE4 |
SN54ABT16853, SN74ABT16853
DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
SCBS153B – OCTOBER 1992 – REVISED JANUARY 1997
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Members of the Texas Instruments
Widebus
Family
State-of-the-Art EPIC-
ΙΙ
B
BiCMOS Design
Significantly Reduces Power Dissipation
Latch-Up Performance Exceeds 500 mA
Per JEDEC Standard JESD-17
Typical V
OLP
(Output Ground Bounce) < 1 V
at V
CC
= 5 V, T
A
= 25
°
C
Distributed V
CC
and GND Pin Configuration
Minimizes High-Speed Switching Noise
Flow-Through Architecture Optimizes
PCB Layout
High-Drive Outputs (–32-mA I
OH
, 64-mA I
OL
)
Parity-Error Flag With Parity
Generator/Checker
Latch for Storage of the Parity-Error Flag
Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
Using 25-mil Center-to-Center Spacings
description
The ’ABT16853 dual 8-bit to 9-bit parity
transceivers are designed for communication
between data buses. When data is transmitted
from the A bus to the B bus, a parity bit is
generated. When data is transmitted from the
B bus to the A bus, with its corresponding parity
bit, the open-collector parity-error (ERR) output
indicates whether or not an error in the B data has
occurred. The output-enable (OEA and OEB)
inputs can be used to disable the device so that
the buses are effectively isolated. The ’ABT16853
provide true data at the outputs.
A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports
with the ERR flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the
latch-enable (LE) and clear (CLR) control inputs. When both OEA and OEB are low, data is transferred from
the A bus to the B bus, and inverted parity is generated. Inverted parity is a forced error condition that gives the
designer more system diagnostic capability.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1OEB
1LE
1ERR
GND
1A1
1A2
V
CC
1A3
1A4
1A5
GND
1A6
1A7
1A8
2A1
2A2
2A3
GND
2A4
2A5
2A6
V
CC
2A7
2A8
GND
2ERR
2LE
2OEB
1OEA
1CLR
1PARITY
GND
1B1
1B2
V
CC
1B3
1B4
1B5
GND
1B6
1B7
1B8
2B1
2B2
2B3
GND
2B4
2B5
2B6
V
CC
2B7
2B8
GND
2PARITY
2CLR
2OEA
SN54ABT16853 . . . WD PACKAGE
SN74ABT16853 . . . DGG OR DL PACKAGE
(TOP VIEW)
Copyright
1997, Texas Instruments Incorporated
UNLESS OTHERWISE NOTED this document contains PRODUCTION
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
EPIC-
ΙΙ
B and Widebus are trademarks of Texas Instruments Incorporated.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ABT3284 | 18-Bit Synchronous Datapath Multiplexer |
| 74ABT3284VJG | 18-Bit Synchronous Datapath Multiplexer |
| 74AC00 | QUAD 2-INPUT NAND GATE |
| 74AC00B | QUAD 2-INPUT NAND GATE |
| 74AC00M | QUAD 2-INPUT NAND GATE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ABT16853DGGRG4 | 功能描述:總線收發(fā)器 Dual 8-9B Parity Bus Xceivers RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABT16899 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit latched transceiver with 16-bit parity generator/checker 3-State |
| 74ABT16899DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit latched transceiver with 16-bit parity generator/checker 3-State |
| 74ABT16899DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit latched transceiver with 16-bit parity generator/checker 3-State |
| 74ABT16899DL,512 | 功能描述:總線收發(fā)器 18-BIT LATCH XCVR W/PARITY 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。