- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369300 > 74ALVCH16903DLRG4 (Texas Instruments, Inc.) 3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS PDF資料下載
參數(shù)資料
| 型號： | 74ALVCH16903DLRG4 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS |
| 中文描述： | 3.3 V的12位通用總線驅(qū)動器，帶有奇偶校驗(yàn)器和雙三態(tài)輸出 |
| 文件頁數(shù)： | 8/16頁 |
| 文件大?。?/td> | 213K |
| 代理商： | 74ALVCH16903DLRG4 |
www.ti.com
PARAMETER MEASUREMENT INFORMATION
V
CC
= 2.5 V
±
0.2 V
V
CC
/2
V
CC
/2
V
CC
/2
V
CC
/2
V
CC
/2
V
CC
/2
V
CC
/2
V
CC
/2
V
OH
V
OL
t
h
t
su
From Output
Under Test
C
L
= 30 pF
(see Note A)
LOAD CIRCUIT
S1
Open
GND
500
500
Output
Control
(low-level
enabling)
Output
Waveform 1
S1 at 2
×
V
CC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
t
PZL
t
PZH
t
PLZ
t
PHZ
0 V
V
OL
+ 0.15 V
V
OH
0.15 V
0 V
V
CC
0 V
0 V
t
w
V
CC
V
CC
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
Timing
Input
Data
Input
Input
t
pd
t
PLZ
/t
PZL
t
PHZ
/t
PZH
Open
2
×
V
CC
GND
TEST
S1
NOTES: A. C
L
includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤
10 MHz, Z
O
= 50
, t
r
≤
2 ns, t
f
≤
2 ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. t
PLZ
and t
PHZ
are the same as t
dis
.
F. t
PZL
and t
PZH
are the same as t
en
.
G. t
PLH
and t
PHL
are the same as t
pd
.
H. t
PHL
is measured at V
CC
/2.
I. t
PLH
is measured at V
OL
+ 0.15 V.
0 V
V
CC
V
CC
/2
t
PHL
V
CC
/2
V
CC
/2
V
CC
0 V
V
OH
V
OL
Input
Output
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
V
CC
/2
V
CC
/2
t
PLH
2
×
V
CC
V
CC
t
PHL
(see Note H)
t
PLH
(see Note I)
2
×
V
CC
2
×
V
CC
YERR
S1
SN74ALVCH16903
3.3-V 12-BIT UNIVERSAL BUS DRIVER
WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS
SCES095D–MARCH 1997–REVISED SEPTEMBER 2004
Figure 1. Load Circuit and Voltage Waveforms
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALVCH16973DLRG4 | 8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS |
| 74ALVCH32245 | 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS |
| 74ALVCHR16269AVRE4 | 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS |
| 74ALVCHS162830A | 1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS |
| 74AS160 | SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALVCH16952 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit registered transceiver 3-State |
| 74ALVCH16952DG | 功能描述:總線收發(fā)器 16-BIT REG. TRANSCVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ALVCH16952DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit registered transceiver 3-State |
| 74ALVCH16952DGG,11 | 功能描述:總線收發(fā)器 16-BIT REG. TRANSCVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ALVCH16952DGG,112 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。