- 您現在的位置：買賣IC網 > PDF目錄68816 > 7805ALPRPDB (MAXWELL TECHNOLOGIES) 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 PDF資料下載
參數資料
| 型號： | 7805ALPRPDB |
| 廠商： | MAXWELL TECHNOLOGIES |
| 元件分類： | ADC |
| 英文描述： | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 |
| 封裝： | RAD-PAK, DIP-28 |
| 文件頁數： | 13/34頁 |
| 文件大小： | 605K |
| 代理商： | 7805ALPRPDB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
Memory
PRELIMINARY
20
All data sheets are subject to change without notice
2001 Maxwell Technologies
All rights reserved.
16-Bit Latchup Protected ADC
7805ALP
12.19.01 Rev 6
1000583
POWER-UP CONDITIONS (POWER-ON RESET)
When power is applied to the 7805ALP the device powers up in a known condition. The device powers up in system
standby (SSTBY) mode where all DACs in the package are in low power mode, the reference is active and the outputs
of the DACs are connected internally through a high impedance to ground. Figure 16 show the default conditions for
the system control register. Since a write to the system control register is required to remove the standby condition,
relevant default conditions are only applicable for PD and SSTBY in the system control register. The following are the
bits in the channel control register for which default conditions are applicable, STBY, CLR, MX1 and MX0. Figure 17
shows the default conditions for the channel control register.
FIGURE 16. DEFAULT CONDITIONS FOR THE 7805ALP SYSTEM CONTROL REGISTER ON POWER-UP
FIGURE 17. DEFAULT CONDITIONS FOR THE 7805ALP CHANNEL CONTROL REGISTER ON POWER-UP
The flowchart in Figure 18 shows the steps necessary to control the 7805ALP following power-on. This flowchart
details the necessary steps when using the 7805ALP in its 10-bit parallel mode. The first step is to write to the system
control register to clear the SSTBY bit and to configure the part for 10-bit parallel mode and select the required coding
scheme. The next step is to determine whether writing is to the Main or Sub DAC. This is achieved by writing to the
channel control register. Other bits that need to be configured in the channel control register are MX1 and MX0 which
determine the source of the VBIAS for the selected DAC and the channel STBY and channel CLR bits need to be con-
figured as desired. Once writing to the channel control register is complete, data can now be written to the selected
Main or Sub DAC. Parallel data can also be written to the device in 8+2 format to allow interface to 8-bit processors.
Eight-bit mode is invoked by writing a one to the 10/8 bit in the system control register.
When in the 8-bit mode the two unused data bits (DB1 and DB0) are used as hardware control bits and have the same
timing characteristics as the address inputs. DB1 is a don’t care bit when writing to both the system and channel con-
trol registers; DB0 acts as the mode select bit and must be low to enable writing to the system control register and
when high enables access to the channel control register. When in the 8-bit data write mode, DB1 acts as a low byte
and high byte enable, when low data is written to the 8 MSBs of the DAC and when high data is written to the two
LSBs. DB0 acts as a bit to select writing to the Main or Sub DAC. When DB0 is low, writing is to the Main DAC, and
when high, writing is to the Sub DAC data register. In the 8+2 mode the channel control register does not have to be
accessed to switch between writing to the Main and Sub DACs as in the 10-bit parallel
相關PDF資料 |
PDF描述 |
|---|---|
| 7805ALPRPFS | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, DFP28 |
| 7805ALPRPDS | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 |
| 7805ALPRPFB | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, DFP28 |
| 7846RPFE | PARALLEL, WORD INPUT LOADING, 16-BIT DAC, DFP28 |
| 7846RPFB | PARALLEL, WORD INPUT LOADING, 16-BIT DAC, DFP28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 7805ALPRPDE | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
| 7805ALPRPDH | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
| 7805ALPRPDI | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
| 7805ALPRPDK | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
| 7805ALPRPFE | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。