- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10618 > 78Q2120C09-64CGT/F (Maxim Integrated Products)TXRX 10/100 BASE 3.3V 64-LQFP PDF資料下載
參數(shù)資料
| 型號： | 78Q2120C09-64CGT/F |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 3/35頁 |
| 文件大小： | 0K |
| 描述： | TXRX 10/100 BASE 3.3V 64-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 160 |
| 類型： | 以太網(wǎng) |
| 驅(qū)動器/接收器數(shù)： | 4/4 |
| 規(guī)程： | MII |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 散裝 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
78Q2120C
10/100BASE-TX
Transceiver
Page: 11 of 35
2009 Teridian Semiconductor Corporation
Rev 1.3
MR0: Control Register
BIT
SYMBOL TYPE DEFAULT DESCRIPTION
0.15
RESET
R/SC
0
Reset: Setting this bit to ‘1’ resets the device and sets all registers
to their default states. This bit is self-clearing.
0.14
LOOPBK
R/W
0
Loopback: When this bit is set to ‘1’, no transmission of data on the
network medium occurs and any receive data on the network
medium is ignored. The loopback signal path will encompass most
of the digital circuitry.
0.13
SPEEDSL
R/W
(1)
Speed Selection: This bit determines the speed of operation of the
78Q2120C. Setting this bit to ‘1’ indicates 100Base-TX operation
and a ‘0’ indicates 10Base-T mode. This bit will default to a ‘1’ upon
reset. If the TECH[2:0] pins are all logic zero and auto-negotiation is
not enabled, this bit will be writeable. If auto-negotiation is not
enabled and the TECH[2:0] pins are set to indicate that only
10Base-T is supported, this bit will be forced to logic zero and will
not be writeable.
If auto-negotiation is not enabled and the
TECH[2:0] pins are set to indicate that only 100Base-TX is
supported, this bit will be forced to logic one and will not be
writeable. When auto-negotiation is enabled, this bit will not be
writeable and will have no effect on the 78Q2120C.
If the
TECH[2:0] pins are brought to zero from another value, this bit will
retain its original value until it is overwritten.
0.12
ANEGEN
R/W
(1)
Auto-Negotiation Enable: Setting this bit to ‘1’ enables the auto-
negotiation process. This bit can only be set if the ANEGA pin is a
logic one and will default to ‘1’ upon reset. If this bit is cleared to ‘0’,
manual speed and duplex mode selection is accomplished through
bits 0.13 (SPEEDSL) and 0.8 (DUPLEX) of the Control Register or
the TECH[2:0] pins according to the table shown in the section
describing the TECH[2:0] pins. If the ANEGA pin is brought from ‘0’
to ‘1’ and reset is not asserted, this bit will remain at ‘0’ until a ‘1’ is
written.
0.11
PWRDN
R/W
0
Power-Down:
The device may be placed in a low power
consumption state by setting this bit to ‘1’. While in the power-down
state, the device will still respond to management transactions.
Setting the PWRDN pin high also activates the power-down state.
0.10
ISO
R/W
(0)
Isolate: When set to ‘1’, the device presents a high-impedance on
its MII output pins. This allows for multiple PHY’s to be attached to
the same MII interface. When the device is isolated, it still responds
to management transactions. The default value of this bit depends
on the ISODEF pin. When ISODEF pin is tied high, the ISO bit
defaults to high. Otherwise, it defaults to low. The Isolate mode can
also be activated using the ISO pin.
0.9
RANEG
R/SC
0
Restart Auto-Negotiation: Normally, the Auto-Negotiation process is
started at power up. The process can be restarted by setting this bit
to ‘1’. This bit is self-clearing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JWF-MW-F2 | CONVERTER MOD DC/DC 72V 100W |
| VE-JWF-MW-F1 | CONVERTER MOD DC/DC 72V 100W |
| VE-JWD-MW-F4 | CONVERTER MOD DC/DC 85V 100W |
| MAX3845UCQ+D | IC SW/CBL DRVR DVI/HDMI 100TQFP |
| VE-JWB-MW-F3 | CONVERTER MOD DC/DC 95V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q2120C09-64CGTR/F | 功能描述:TXRX 10/100 BASE 3.3V 64-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
| 78Q2120C09-CGTR/F | 功能描述:以太網(wǎng) IC 10-100 Fast Ethernet Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| 78Q2120C09-DB | 功能描述:以太網(wǎng)開發(fā)工具 78Q2120C09 Demo Boa RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| 78Q2120-CGT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver |
| 78Q2123 | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:10/100BASE-TX Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。