2009 Teridian Semiconductor Corporation Rev 1.3 CONTR" />
參數(shù)資料
型號(hào)： 78Q2120C09-64CGT/F
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 34/35頁(yè)
文件大?。?/td> 0K
描述： TXRX 10/100 BASE 3.3V 64-LQFP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 160
類(lèi)型： 以太網(wǎng)
驅(qū)動(dòng)器/接收器數(shù)： 4/4
規(guī)程： MII
電源電壓： 3 V ~ 3.6 V
安裝類(lèi)型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-LQFP（10x10）
包裝： 散裝
78Q2120C
10/100BASE-TX
Transceiver
Page: 8 of 35
2009 Teridian Semiconductor Corporation
Rev 1.3
CONTROL AND STATUS (CONTINUED)
NAME
PIN
TYPE
DESCRIPTION
ISO
2
CI
ISOLATE: When set to logic one, the 78Q2120C will present a high
impedance on its MII output pins.
This allows for multiple chips to be
attached to the same MII interface. When the 78Q2120C is isolated, it still
responds to management transactions. This high impedance state can also
be achieved using the ISO bit in the MII register (MR0.10).
ISODEF
1
CI
ISOLATE DEFAULT: This pin determines the power-up/reset default of the
ISO bit (MR0.10). If it is connected to VCC, the ISO bit will have a default
value of ‘1’. Otherwise, the bit defaults to ‘0’. When this signal is tied to VCC,
it allows multiple chips to be connected to the same MII interface.
ANEGA
47
CI
AUTO-NEGOTIATION ABILITY: Connect to logic high to enable the auto-
negotiation function. When connected to logic low, the auto-negotiation logic
is disabled and manual technology selection is done through TECH[2:0] pins.
This pin is reflected as the ANEGA bit in MR1.3.
TECH[2:0]
44-46
CI
TECHNOLOGY ABILITY/SELECT: TECH[2:0] sets the technology ability of
the chip which is reflected in MR0.13,8, MR1.14:11 and MR4.12:5.
TECH[2:0]
Technology Ability
111
Both 10BASE-T and 100BASE-TX, and
Both half and full duplex
000
None
001
10BASE-T, half duplex
010
100BASE-TX, half duplex
011
Both 10BASE-T and 100BASE-TX, half duplex only
100
None
101
10BASE-T Both half and full duplex
110
100BASE-TX Both half and full duplex
RPTR
50
CID
REPEATER MODE: When pulled high, this pin puts the chip into repeater
mode. In this mode, full duplex is prohibited, CRS responds to receive activity
only. In 10BASE-T mode, the SQE test function is disabled. This mode can
also be enabled by setting bit MR16.15
MDI (MEDIA DEPENDENT INTERFACE)
NAME
PIN
TYPE
DESCRIPTION
TXOP/N
61,62
A
TRANSMIT OUTPUT POSITIVE/NEGATIVE: Transmitter differential outputs
for both 10BASE-T and 100BASE-TX operation.
RXIP/N
52,51
A
RECEIVE INPUT POSITIVE/NEGATIVE:
Receiver differential inputs for
both 10BASE-T and 100BASE-TX operation.
相關(guān)PDF資料
PDF描述
VE-JWF-MW-F2 CONVERTER MOD DC/DC 72V 100W
VE-JWF-MW-F1 CONVERTER MOD DC/DC 72V 100W
VE-JWD-MW-F4 CONVERTER MOD DC/DC 85V 100W
MAX3845UCQ+D IC SW/CBL DRVR DVI/HDMI 100TQFP
VE-JWB-MW-F3 CONVERTER MOD DC/DC 95V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78Q2120C09-64CGTR/F 功能描述:TXRX 10/100 BASE 3.3V 64-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
78Q2120C09-CGTR/F 功能描述:以太網(wǎng) IC 10-100 Fast Ethernet Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q2120C09-DB 功能描述:以太網(wǎng)開(kāi)發(fā)工具 78Q2120C09 Demo Boa RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類(lèi)型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類(lèi)型:RMII 工作電源電壓:
78Q2120-CGT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver
78Q2123 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:10/100BASE-TX Transceiver
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*