2009 Teridian Semiconductor Corporation Rev 1.3 MR0:" />
參數(shù)資料
型號: 78Q2120C09-CGTR/F
廠商: Maxim Integrated
文件頁數(shù): 4/35頁
文件大?。?/td> 0K
描述: IC TXRX 10/100BASE-TX 64LQFP
標準包裝: 1,500
系列: *
78Q2120C
10/100BASE-TX
Transceiver
Page: 12 of 35
2009 Teridian Semiconductor Corporation
Rev 1.3
MR0: Control Register (continued)
BIT
SYMBOL TYPE DEFAULT DESCRIPTION
0.8
DUPLEX
R/W
(1)
Duplex Mode: This bit determines whether the device supports full-
duplex or half-duplex. A ‘1’ indicates full-duplex operation and a ‘0’
indicates half-duplex. This bit will default to ‘0’ upon reset and will
be writeable if the TECH[2:0] pins are all logic zero and auto-
negotiation is not enabled. If auto-negotiation is not enabled and
the TECH[2:0] pins are set to indicate that only full-duplex is
supported, this bit will be forced to ‘1’ and will not be writeable. If
auto-negotiation is not enabled and the TECH[2:0] pins are set to
indicate that only half-duplex is supported, this bit will be forced to
‘0’ and will not be writeable. When auto-negotiation is enabled, this
bit will not be writeable and will have no effect on the device. If the
TECH[2:0] pins are brought to zero from another value, this bit will
retain its original value until it is overwritten.
0.7
COLT
R/W
0
Collision Test: When this bit is set to ‘1’, the device will assert the
COL signal in response to the assertion of the TX_EN signal.
Collision test is disabled if the PCSBP pin is high. Collision test can
be activated regardless of the duplex mode of operation.
0.6:0
RSVD
R
0
Reserved
MR1: Status Register
Bits 1.15 through 1.11 reflect the ability of the 78Q2120C as configured by the TECH[2:0] pins. They do not
reflect any ability changes made via the MII Management interface to bits 0.13 (SPEEDSL) , 0.12 (ANEGEN) and
0.8 (DUPLEX).
BIT
SYMBOL TYPE DEFAULT DESCRIPTION
1.15
100T4
R
0
100BASE-T4 Ability: Reads ‘0’ to indicate the 78Q2120C does not
support 100Base-T4 mode.
1.14
100X_F
R
(1)
100BASE-TX Full Duplex Ability:
0 : Not able
1 : Able
1.13
100X_H
R
(1)
100BASE-TX Half Duplex Ability:
0 : Not able
1 : Able
1.12
10T_F
R
(1)
10BASE-T Full Duplex Ability:
0 : Not able
1 : Able
1.11
10T_H
R
(1)
10BASE-T Half Duplex Ability:
0 : Not able
1 : Able
1.10
100T2_F
R
0
100BASE-T2 Full Duplex Ability:
Reads ‘0’ to indicate the
78Q2120C does not support 100Base-T2 full duplex mode.
相關PDF資料
PDF描述
T95S224K035LZAL CAP TANT 0.22UF 35V 10% 1507
FIN3.50RD FIREFLEX FIBERGLASS 3.5" RED 50'
UH4PDC-M3/87A DIODE 4A 200V 25NS DUAL TO277A
V48C48H75B2 CONVERTER MOD DC/DC 48V 75W
V48C48H75B CONVERTER MOD DC/DC 48V 75W
相關代理商/技術參數(shù)
參數(shù)描述
78Q2120C09-DB 功能描述:以太網(wǎng)開發(fā)工具 78Q2120C09 Demo Boa RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
78Q2120-CGT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver
78Q2123 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:10/100BASE-TX Transceiver
78Q2123/F 功能描述:以太網(wǎng) IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q2123/F1 功能描述:以太網(wǎng) IC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray