2009 Teridian Semiconductor Corporation Rev 1.3 PIN D" />
參數資料
型號: 78Q2120C09-DB
廠商: Maxim Integrated Products
文件頁數: 32/35頁
文件大小: 0K
描述: BOARD DEMO 78Q2120C
產品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 1
系列: *
78Q2120C
10/100BASE-TX
Transceiver
Page: 6 of 35
2009 Teridian Semiconductor Corporation
Rev 1.3
PIN DESCRIPTION
LEGEND
TYPE
DESCRIPTION
TYPE DESCRIPTION
A
Analog Pin
CI
TTL-level Input (5V compatible)
CIU
TTL-level Input w/ Pull-up (5V compatible)
CIO
TTL-compatible Bi-directional Pin (5V compatible)
CID
TTL-level Input w/ Pull-down
(5V compatible)
COZ
Tristate-able CMOS output
CIS
TTL-level Input w/ Schmitt Trigger
(5V compatible)
G
Ground
CO
CMOS Output
S
Supply
MII (MEDIA INDEPENDENT INTERFACE)
NAME
PIN
TYPE DESCRIPTION
TX_CLK
27
COZ
TRANSMIT CLOCK: TX_CLK is a continuous clock, which provides a timing
reference for the TX_EN, TX_ER and TXD[3:0] signals from the MAC. The
clock frequency is 25MHz in 100BASE-TX mode and 2.5MHz in 10BASE-T
mode. This pin is tristated in the isolate mode and the TXHIM mode.
TX_EN
28
CI
TRANSMIT ENABLE: TX_EN is asserted by the MAC to indicate that valid
data for transmission is present on the TXD[3:0] pins.
TXD[3:0]
32-29
CI
TRANSMIT DATA: TXD[3:0] receives data from the MAC for transmission on
a nibble basis. This data is captured on the rising edge of TX_CLK when
TX_EN is high.
TX_ER
26
CI
TRANSMIT ERROR: TX_ER is asserted high by the MAC to request that an
error code-group be transmitted when TX_EN is high. In PCS bypass mode
this pin becomes the MSB of the transmit 5-bit code group.
CRS
34
COZ
CARRIER SENSE: When the 78Q2120C is not in repeater mode, CRS is high
whenever a non-idle condition exists on either the transmitter or the receiver.
In repeater mode, CRS is only active when a non-idle condition exists on the
receiver. This pin is tristated in the isolate mode.
COL
33
COZ
COLLISION: COL is asserted high when a collision has been detected on the
media. In 10BASE-T mode, COL is also used for the SQE test function. This
pin is tristated in the isolate mode. During half duplex operation, the rising
edge of COL will occasionally occur upon the rising edge of TX_CLK.
RX_CLK
24
COZ
RECEIVE CLOCK: RX_CLK is a continuous clock, which provides a timing
reference to the MAC for the RX_DV, RX_ER and RXD[3:0] signals. The
clock frequency is 25MHz in 100BASE-TX mode, and 2.5MHz in 10BASE-T
mode. To reduce power consumption in 100BASE-TX mode, the 78Q2120C
provides an optional mode, enabled through MR16.0, in which RX_CLK is
held inactive (low) when no receive data is detected. This pin is tristated in
the isolate mode.
RX_DV
23
COZ
RECEIVE DATA VALID: RX_DV is asserted high to indicate that valid data is
present on the RXD[3:0] pins. In 100BASE-TX mode, it transitions high with
the first nibble of the preamble and is pulled low when the last data nibble has
been received. In 10BASE-T mode, it transitions high when the start-of-frame
delimiter (SFD) is detected. This pin is tristated in the isolate mode.
RXD[3:0]
19-22
COZ
RECEIVE DATA: Received data is provided to the MAC via RXD[3:0]. These
pins are tristated in the isolate mode.
相關PDF資料
PDF描述
NCP301LSN45T1G IC DETECTOR VOLTAGE 4.5V 5TSOP
MAX810TTRG IC MPU SUPERVISORY 3.08V SOT23
UCY2V101MHD3TN CAP ALUM 100UF 350V 20% RADIAL
MAX5422EVKIT+ KIT EVLAUTION MAX5422/23/24
NCP303LSN45T1G IC DETECTOR VOLTAGE 4.5V 5TSOP
相關代理商/技術參數
參數描述
78Q2120-CGT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver
78Q2123 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:10/100BASE-TX Transceiver
78Q2123/F 功能描述:以太網 IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q2123/F1 功能描述:以太網 IC RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q2123CGV/F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:10/100BASE-TX Transceiver