- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1888 > 78Q2133/F (Maxim Integrated Products)TXRX 10/100 MDIX 3.3V IND 32-QFN PDF資料下載
參數(shù)資料
| 型號： | 78Q2133/F |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 7/38頁 |
| 文件大?。?/td> | 0K |
| 描述： | TXRX 10/100 MDIX 3.3V IND 32-QFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 490 |
| 類型： | PHY 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 4/4 |
| 規(guī)程： | IEEE 802 |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 32-QFN 裸露焊盤（5x5） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
DS_21x3_001
78Q2123/78Q2133 Data Sheet
Rev. 1.6
15
3.1
MR0: Control Register
Bit
Symbol
Type
Default
Description
0.15
RESET
R/WC
0
Reset: Setting this bit to ‘1’ resets the device and sets all
registers to their default states. This bit is self-clearing.
0.14
LOOPBK
R/W
0
Loopback: When this bit is set to ‘1’, input data at TXD[3:0] is
output at RXD[3:0]. No transmission of data on the network
medium occurs and receive data on the network medium is
ignored. By default, the loopback signal path encompasses
most of the digital functional blocks. This bit allows for
diagnostic testing.
0.13
SPEEDSL
R/W
1
Speed Selection: This bit determines the speed of operation
of the 78Q2123/78Q2133. Setting this bit to ‘1’ indicates
100Base-TX operation and a ‘0’ indicates 10Base-T mode.
This bit will default to a ‘1’ upon reset. When auto-negotiation
is enabled, this bit will not be writable and will have no effect
on the 78Q2123/78Q2133. If auto-negotiation is not enabled,
this bit may be written to force manual configuration.
0.12
ANEGEN
R/W
1
Auto-Negotiation Enable: The auto-negotiation process is
enabled by setting this bit to ‘1’. This bit will default to ‘1’. If
this bit is cleared to ‘0’, manual speed and duplex mode
selection is accomplished through bits 0.13 (SPEEDSL) and
0.8 (DUPLEX) of the Control Register.
0.11
PWRDN
R/W
0
Power-Down: The device may be placed in a low power
consumption state by setting this bit to ‘1’. While in the power-
down state, the device will still respond to management
transactions.
0.10
ISO
R/W
0
Isolate: When set to ‘1’, the device will present a high-
impedance on its MII output pins. This allows for multiple
PHY’s to be attached to the same MII interface. When the
device is isolated, it still responds to management
transactions.
0.9
RANEG
R/WC
0
Restart Auto-Negotiation: Normally, the Auto-Negotiation
process is started at power up. The process can be restarted
by setting this bit to ‘1’. This bit is self-clearing.
0.8
DUPLEX
R/W
1
Duplex Mode: This bit determines whether the device
supports full- duplex or half-duplex. A ‘1’ indicates full-duplex
operation and a ‘0’ indicates half-duplex. This bit will default
to ‘1’ upon reset. When auto-negotiation is enabled, this bit
will not be writable and will have no effect on the
78Q2123/78Q2133. If auto-negotiation is not enabled, this bit
may be written to force manual configuration.
0.7
COLT
R/W
0
Collision Test: When this bit is set to ‘1’, the device will assert
the COL signal in response to the assertion of the TX_EN
signal. Collision test is disabled if the PCSBP bit, MR16.1, is
high. Collision test can be activated regardless of the duplex
mode of operation.
0.6:0
RSVD
R
0
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 78Q8392LA03-28CHR/F | TXRX 10BASE 2/5 ETH COAX 28-PLCC |
| 78Q8430-100IGT/F | IC LAN MEDIA ACCESS CTLR 100LQFP |
| A1020B-1CQ84C | IC FPGA 2K GATES 84-CQFP COM |
| A1225A-1PQ100C | IC FPGA 2500 GATES 100-PQFP COM |
| A1440A-1VQG100I | IC FPGA 4K GATES 100-VQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q2133R/F | 功能描述:以太網(wǎng) IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| 78Q2133R/F1 | 功能描述:以太網(wǎng) IC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| 78Q2133S/F | 功能描述:1/1 Transceiver Full Ethernet 32-TQFN (5x5) 制造商:maxim integrated 系列:- 包裝:管件 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:以太網(wǎng) 驅(qū)動器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3.3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤 供應(yīng)商器件封裝:32-TQFN（5x5） 標(biāo)準(zhǔn)包裝:490 |
| 78Q2133SR/F | 功能描述:1/1 Transceiver Full Ethernet 32-TQFN (5x5) 制造商:maxim integrated 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:以太網(wǎng) 驅(qū)動器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3.3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤 供應(yīng)商器件封裝:32-TQFN（5x5） 標(biāo)準(zhǔn)包裝:2,500 |
| 78Q8340-ARM9-EVM | 功能描述:開發(fā)板和工具包 - ARM 700-78Q8340ARM9-EVM- Kit RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。