- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378211 > 80960RM (Intel Corp.) 80960RM I/O Processor(80960RM I/O 處理器) PDF資料下載
參數(shù)資料
| 型號： | 80960RM |
| 廠商： | Intel Corp. |
| 英文描述： | 80960RM I/O Processor(80960RM I/O 處理器) |
| 中文描述： | 80960RM I / O處理器（80960RM的I / O處理器） |
| 文件頁數(shù)： | 21/54頁 |
| 文件大?。?/td> | 855K |
| 代理商： | 80960RM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Data Sheet
—
80960RM
Advance Information
21
P_RST#
1
I
5V
Async
PRIMARY RESET
brings PCI-specific registers, sequencers, and
signals to a consistent state. When
P_RST#
is asserted:
PCI output signals are driven to a known consistent state.
PCI bus interface output signals are three-stated.
open drain signals such as
P_SERR#
are floated.
P_RST#
may be asynchronous to
P_CLK
when asserted or deasserted.
Although asynchronous, deassertion must be guaranteed to be a clean,
bounce-free edge.
P_PERR#
1
I/O
5V
Sync(P)
Prst(Z)
PRIMARY PCI BUS PARITY ERROR
is asserted when a data parity
error occurs during a primary PCI bus transaction.
P_LOCK#
1
I
5V
Sync(P)
PRIMARY PCI BUS LOCK
indicates the need to perform an atomic
operation on the primary PCI bus.
P_IDSEL
1
I
5V
Sync(P)
PRIMARY PCI BUS INITIALIZATION DEVICE SELECT
is used to
select the 80960RM processor during a Configuration Read or Write
command on the primary PCI bus.
P_INT[A:D]#
4
O
OD
Prst(Z)
PRIMARY PCI BUS INTERRUPT
requests an interrupt. The assertion
and deassertion of
P_INT[A:D]#
is asynchronous to
P_CLK
. A device
asserts its
P_INT[A:D]#
line when requesting attention from its device
driver. Once the
P_INT[A:D]#
signal is asserted, it remains asserted
until the device driver clears the pending request.
P_INT[A:D]#
Interrupts are level sensitive.
Table 6.
Secondary PCI Arbiter Signals
NAME
COUNT
TYPE
DESCRIPTION
S_REQ[5:0]#
6
I
5V
Sync(P)
SECONDARY PCI BUS REQUESTS
are the request signals from
devices 0 through 5 on the secondary PCI bus.
S_GNT[5:0]#
6
O
Srst(Z)
SECONDARY PCI BUS GRANT
are grant signals sent to devices 5-0 on
the secondary PCI bus
Table 5.
Primary PCI Bus Signals (Sheet 2 of 2)
NAME
COUNT
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 80960RN | 80960RN I/O Processor(80960RN I/O 處理器) |
| 80960SA | Embedded 32-Bit Microprocessor With 16-Bit Burst Data Bus(帶有16位脈沖串?dāng)?shù)據(jù)總線的嵌入式 32-BIT微處理器) |
| 80960SB | Embedded 32-Bit Microprocessor With 16-Bit Burst Data Bus(帶有16位脈沖串?dāng)?shù)據(jù)總線的嵌入式 32-BIT微處理器) |
| 8097JF | COMMERCIAL/EXPRESS HMOS MICROCONTOLLER |
| 8098 | COMMERCIAL/EXPRESS HMOS MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 80960SA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS |
| 80960SB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS |
| 80961-01 | 制造商:Glenair 功能描述:EARTH BOND M10 FOR AL 4MM T |
| 809621-000 | 制造商:TE Connectivity 功能描述:809621-000 |
| 80963 | 制造商:3M Electronic Products Division 功能描述:Tape Temflex 1500 Brown 15mmx10m |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。