參數(shù)資料
型號(hào): 82845G
廠商: INTEL CORP
元件分類: 外設(shè)及接口
英文描述: Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
中文描述: MULTIFUNCTION PERIPHERAL, PBGA760
封裝: 37.50 X 37.50 MM, 1 MM PITCH, FLIP CHIP, BGA-760
文件頁(yè)數(shù): 72/193頁(yè)
文件大小: 2990K
代理商: 82845G
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)
Register Description
72
Intel
82845G/82845GL/82845GV GMCH Datasheet
3.5.1.30
AMTT—AGP MTT Control Register (Device 0)
Address Offset:
Default Value:
Access:
Size:
BCh
10h
Read Only, Read/Write
8 bits
AMTT is an 8-bit register that controls the amount of time that the GMCH’s arbiter allows AGP/
PCI master to perform multiple back-to-back transactions. The GMCH’s AMTT mechanism is
used to optimize the performance of the AGP master (using PCI semantics) that performs multiple
back-to-back transactions to fragmented memory ranges (and as a consequence it can not use long
burst transfers). The AMTT mechanism applies to the host-AGP/PCI transactions as well and it
assures the processor of a fair share of the AGP/PCI interface bandwidth.
The number of clocks programmed in the AMTT represents the guaranteed time slice (measured in
66 MHz clocks) allotted to the current agent (either AGP/PCI master or Host bridge) after which
the AGP arbiter will grant the bus to another agent. The default value of AMTT is 00h and disables
this function. The AMTT value can be programmed with 8 clock granularity. For example, if the
AMTT is programmed to 18h, then the selected value corresponds to the time period of 24 AGP
(66 MHz) clocks.
3.5.1.31
LPTT—AGP Low Priority Transaction Timer Register (Device 0)
Address Offset:
Default Value:
Access:
Size:
BDh
10h
R/W
8 bits
LPTT is an 8-bit register similar in function to AMTT. This register is used to control the minimum
tenure on the AGP for low priority data transaction (both reads and writes) issued using PIPE# or
SB mechanisms.
The number of clocks programmed in the LPTT represents the guaranteed time slice (measured in
66 MHz clocks) allotted to the current low priority AGP transaction data transfer state. This does
not necessarily apply to a single transaction but it can span over multiple low-priority transactions
of the same type. After this time expires the AGP arbiter may grant the bus to another agent if there
is a pending request. The LPTT does not apply in the case of high-priority request where ownership
is transferred directly to high-priority requesting queue. The default value of LPTT is 00h and
disables this function. The LPTT value can be programmed with 8-clock granularity. For example,
if the LPTT is programmed to 10h, then the selected value corresponds to the time period of
16 AGP (66 MHz) clocks.
Bit
Description
7:3
Multi-Transaction Timer Count Value (MTTC).
The number programmed into these bits represents
the time slice (measured in eight, 66 MHz clock granularity) allotted to the current agent (either AGP/
PCI master or GMCH bridge) after which the AGP arbiter will grant the bus to another agent.
2:0
Reserved.
Bit
Description
7:3
Low Priority Transaction Timer Count Value (LPTTC).
The number of clocks programmed in
these bits represents the time slice (measured in eight, 66 MHz clock granularity) allotted to the
current low priority AGP transaction data transfer state).
2:0
Reserved.
相關(guān)PDF資料
PDF描述
82845GL Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
82845GV Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
82845Gx Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
82845MP Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845Mx Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82845GE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
82845GL 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
82845GV 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
82845GX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
82845MP 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)