- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82845GL (INTEL CORP) Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) PDF資料下載
參數(shù)資料
| 型號： | 82845GL |
| 廠商： | INTEL CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PBGA760 |
| 封裝： | 37.50 X 37.50 MM, 1 MM PITCH, FLIP CHIP, BGA-760 |
| 文件頁數(shù)： | 41/193頁 |
| 文件大?。?/td> | 2990K |
| 代理商： | 82845GL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁
Intel
82845G/82845GL/82845GV GMCH Datasheet
41
Register Description
Register Description
3
This chapter describes the platform device PCI configuration structure and register accesses
mechanisms. The chapter also provides a detailed description of the GMCH PCI configuration
registers including bit/field descriptions. The GMCH contains two sets of software accessible
registers, accessed via the host processor I/O address space:
Control registers I/O mapped into the processor I/O space, which control access to PCI and
AGP configuration space (see section entitled I/O Mapped Registers)
Internal configuration registers residing within the GMCH are partitioned into three logical
device register sets (“l(fā)ogical” since they reside within a single physical device). The first
device register set is dedicated to Host-Hub Interface Bridge functionality (controls PCI Bus 0
including DRAM configuration, other chipset operating parameters, and optional features).
The second device register set is dedicated to Host-AGP/PCI_B Bridge functions (controls
AGP/PCI_B interface configurations and operating parameters). The third device register set
is dedicated to the Integrated Graphics Device (IGD).
Note:
This configuration scheme is necessary to accommodate the existing and future software
configuration model supported by Microsoft where the Host Bridge functionality will be supported
and controlled via dedicated and specific driver and “virtual” PCI-to-PCI bridge functionality will
be supported via standard PCI bus enumeration configuration software. The term “virtual” is used
to designate that no real physical embodiment of the PCI-to-PCI bridge functionality exists within
the GMCH, but that GMCH’s internal configuration register sets are organized in this particular
manner to create that impression to the standard configuration software.
The GMCH supports PCI configuration space accesses using the mechanism denoted as
Configuration Mechanism #1 in the
PCI Local Bus Specification, Revision 2.1
. The GMCH
internal registers (both I/O Mapped and Configuration registers) are accessible by the Host
processor. The registers can be accessed as Byte, Word (16-bit), or DWord (32-bit) quantities, with
the exception of CONFIG_ADDRESS which can only be accessed as a DWord. All multi-byte
numeric fields use “l(fā)ittle-endian” ordering (i.e., lower addresses contain the least significant parts
of the field).
3.1
Register Terminology
Term
Description
RO
Read Only.
In some cases, If a register is read only, writes to this register location have no effect.
WO
Write Only.
In some cases, If a register is write only, reads to this register location have no
effect.
R/W
Read/Write.
A register with this attribute can be read and written.
R/WC
Read/Write Clear.
A register bit with this attribute can be read and written. However, a write of 1
clears (sets to 0) the corresponding bit and a write of 0 has no effect.
R/W/L
Read/Write/Lock.
A register with this attribute can be read, written and locked.
R/WO
Read/Write Once.
A register (bit) with this attribute can be written only once after power up.
After the first write, the register (bit) becomes read only.
L
Lock.
A register bit with this attribute becomes read only after a lock bit is set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82845GV | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 82845Gx | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 82845MP | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845Mx | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MZ | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82845GV | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 82845GX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 82845MP | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。