- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82C51A (OKI SEMICONDUCTOR CO., LTD.) UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER PDF資料下載
參數(shù)資料
| 型號： | 82C51A |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER |
| 中文描述： | 通用同步異步收發(fā)器 |
| 文件頁數(shù)： | 9/26頁 |
| 文件大?。?/td> | 203K |
| 代理商： | 82C51A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
9/26
Semiconductor
MSM82C51A-2RS/GS/JS
Pin Description
D
0
to D
7
(l/O terminal)
This is bidirectional data bus which receive control words and transmits data from the CPU and
sends status words and received data to CPU.
RESET (Input terminal)
A “High” on this input forces the MSM82C51A-2 into “reset status.”
The device waits for the writing of “mode instruction.”
The min. reset width is six clock inputs during the operating status of CLK.
CLK (Input terminal)
CLK signal is used to generate internal device timing.
CLK signal is independent of
RXC
or
TXC
.
However, the frequency of CLK must be greater than 30 times the
RXC
and
TXC
at Synchronous
mode and Asynchronous “x1” mode, and must be greater than 5 times at Asynchronous “x16”
and “x64” mode.
WR
(Input terminal)
This is the “active low” input terminal which receives a signal for writing transmit data and
control words from the CPU into the MSM82C51A-2.
RD
(Input terminal)
This is the “active low” input terminal which receives a signal for reading receive data and
status words from the MSM82C51A-2.
C/
D
(Input terminal)
This is an input terminal which receives a signal for selecting data or command words and status
words when the MSM82C51A-2 is accessed by the CPU.
If C/
D
= low, data will be accessed.
If C/
D
= high, command word or status word will be accessed.
CS
(Input terminal)
This is the “active low” input terminal which selects the MSM82C51A-2 at low level when the
CPU accesses.
Note:
The device won’t be in “standby status”; only setting
CS
= High.
Refer to “Explanation of Standby Status.”
TXD (output terminal)
This is an output terminal for transmitting data from which serial-converted data is sent out.
The device is in “mark status” (high level) after resetting or during a status when transmit is
disabled. It is also possible to set the device in “break status” (low level) by a command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C52 | CMOS Serial Controller Interface |
| 82C59A | CMOS Priority Interrupt Controller |
| 82C79 | PROGRAMMABLE KEYBOARD / DISPLAY INTERFACE |
| 82C82 | CMOS Octal Latching Bus Driver |
| 82C84 | CMOS Clock Generator Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C52 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial Controller Interface |
| 82C52_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial Controller Interface |
| 82C53 | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:VOLTAGE DETECTORS |
| 82C54 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS PROGRAMMABLE INTERVAL TIMER |
| 82C54/BJA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。