- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378230 > 845GE (Intel Corp.) 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) PDF資料下載
參數(shù)資料
| 型號(hào)： | 845GE |
| 廠商： | Intel Corp. |
| 英文描述： | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 中文描述： | 82845GE圖形和內(nèi)存控制器中樞（GMCH）和82845PE內(nèi)存控制器中樞（MCH） |
| 文件頁數(shù)： | 45/176頁 |
| 文件大小： | 2661K |
| 代理商： | 845GE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁
Intel
82845GE/82845PE Datasheet
45
Register Description
3.4.2
CONFIG_DATA—Configuration Data Register
I/O Address:
Default Value:
Access:
Size:
CONFIG_DATA is a 32 bit read/write window into configuration space. The portion of
configuration space that is referenced by CONFIG_DATA is determined by the contents of
CONFIG_ADDRESS.
0CFCh
00000000h
Read/Write
32 bits
Bit
Description
31
Configuration Enable (CFGE).
1 = Enable.
0 = Disable.
30:24
Reserved.
These bits are read only and have a value of 0.
23:16
Bus Number.
When the Bus Number is programmed to 00h the target of the Configuration Cycle is
a hub interface agent ((G)MCH, ICH4, etc.). The Configuration Cycle is forwarded to the hub
interface if the Bus Number is programmed to 00h and the (G)MCH is not the target.
If the Bus Number is non-zero and matches the value programmed into the Secondary Bus Number
Register of Device 1, a Type 0 PCI configuration cycle will be generated on AGP/PCI_B.
If the Bus Number is non-zero, greater than the value in the Secondary Bus Number register of
Device 1 and less than or equal to the value programmed into the Subordinate Bus Number Register
of Device 1, a Type 1 PCI configuration cycle is generated on AGP/PCI_B.
If the Bus Number is non-zero, and does not fall within the ranges enumerated by Device 1’s
Secondary Bus Number or Subordinate Bus Number Register, then a HI Type 1 configuration Cycle
is generated.
15:11
Device Number.
This field selects one agent on the PCI bus selected by the Bus Number. When the
Bus Number field is “00” the (G)MCH decodes the Device Number field. The (G)MCH is always
Device Number 0 for the Host-HI bridge entity, Device Number 1 for the Host-PCI_B/AGP entity, and
device 2 for the integrated graphics device. Therefore, when the Bus Number =0 and the Device
Number equals 0,1 or 2, the internal (G)MCH devices are selected.
If the Bus Number is non-zero and matches the value programmed into the Device#1 Secondary
Bus Number Register, a Type 0 PCI configuration cycle will be generated on AGP/PCI_B. The
Device Number field is decoded and the (G)MCH asserts one and only one GADxx signal as an
IDSEL. GAD16 is asserted to access Device 0, GAD17 for Device 1 and so forth up to Device 15 for
which will assert AD31. All device numbers higher than #15 cause a type 0 configuration access with
no IDSEL asserted, which will result in a Master Abort reported in the (G)MCH’s “virtual” PCI-to-PCI
bridge registers.
For Bus Numbers resulting in AGP/PCI_B Type 1 Configuration cycles the Device Number is
propagated as GAD[15:11].
10:8
Function Number.
This field is mapped to GAD[10:8] during AGP/PCI_B Configuration cycles and
A[10:8] during HI configuration cycles. This allows the configuration registers of a particular function
in a multi-function device to be accessed. The (G)MCH ignores configuration cycles to its internal
Devices if the function number is not equal to 0.
7:2
Register Number.
This field selects one register within a particular Bus, Device, and Function as
specified by the other fields in the Configuration Address Register. This field is mapped to GAD[7:2]
during AGP/PCI_B Configuration cycles and A[7:2] during HI Configuration cycles.
1:0
Reserved.
Bit
Description
31:0
Configuration Data Window (CDW).
If bit 31 of CONFIG_ADDRESS is 1 any I/O access that to
the CONFIG_DATA register will be mapped to configuration space using the contents of
CONFIG_ADDRESS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 845G | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 845GL | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 845GV | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 8460 | LAN 10/100 Base-TX Dual Port Transformer Modules |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 845GE MAX-L | 制造商:Micro-Star International 功能描述:845GE P4/CELERON 533FSB ATX - Bulk |
| 845GEM-L | 制造商:Micro-Star International 功能描述:845GEM-L P4 MATX HYPER-T - Bulk |
| 845GL | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 845GLMS-L | 制造商:Micro-Star International 功能描述:845GL UATX P4/CEL 400FSB - Bulk |
| 845GR | 制造商:SPC 功能描述:New |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。