- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24794 > 935233300112 (NXP SEMICONDUCTORS) 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 PDF資料下載
參數(shù)資料
| 型號： | 935233300112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | PROM |
| 英文描述： | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
| 封裝： | DIP-8 |
| 文件頁數(shù)： | 20/23頁 |
| 文件大小： | 185K |
| 代理商： | 935233300112 |
1997 Apr 02
6
Philips Semiconductors
Product specication
2048
× 8-bit CMOS EEPROM with I2C-bus
interface
PCF85116-3
7
PINNING
SYMBOL
PIN
DESCRIPTION
n.c.
1
not connected
n.c.
2
not connected
n.c.
3
not connected
VSS
4
negative supply voltage
SDA
5
serial data input/output (I2C-bus)
SCL
6
serial clock input (I2C-bus)
WP
7
write-protection input
VDD
8
positive supply voltage
Fig.2 Pin configuration.
handbook, halfpage
MBH923
PCF85116-3
1
2
3
4
8
7
6
5
n.c.
VSS
SDA
WP
SCL
VDD
8I2C-BUS PROTOCOL
The I2C-bus is for 2-way, 2-line communication between
different ICs or modules. The serial bus consists of two
bidirectional lines: one for data signals (SDA), and one for
clock signals (SCL).
Both the SDA and SCL lines must be connected to a
positive supply voltage via a pull-up resistor.
The following protocol has been defined:
Data transfer may be initiated only when the bus is not
busy
During data transfer, the data line must remain stable
whenever the clock line is HIGH. Changes in the data
line while the clock line is HIGH will be interpreted as
control signals.
8.1
Bus conditions
The following bus conditions have been defined:
Bus not busy: both data and clock lines remain HIGH.
Start data transfer: a change in the state of the data line,
from HIGH-to-LOW, while the clock is HIGH, defines the
START condition
Stop data transfer: a change in the state of the data line,
from LOW-to-HIGH, while the clock is HIGH, defines the
STOP condition
Data valid: the state of the data line represents valid
data when, after a START condition, the data line is
stable for the duration of the HIGH period of the clock
signal. There is one clock pulse per bit of data.
8.2
Data transfer
Each data transfer is initiated with a START condition and
terminated with a STOP condition; the number of the data
bytes, transferred between the START and STOP
conditions is limited to 32 bytes in the E/W mode.
Data transfer is unlimited in the read mode.
The information is transmitted in bytes and each receiver
acknowledges with a ninth bit.
Within the I2C-bus specifications a low-speed mode (2 kHz
clock rate), a high speed mode (100 kHz clock rate) and a
fast speed mode (400 kHz clock rate) are defined.
The PCF85116-3 operates in all three modes.
By definition a device that sends a signal is called a
‘transmitter’, and the device which receives the signal is
called a ‘receiver’. The device which controls the signal is
called the ‘master’. The devices that are controlled by the
master are called ‘slaves’.
Each byte is followed by one acknowledge bit.
This acknowledge bit is a HIGH level, put on the bus by the
transmitter. The master generates an extra acknowledge
related clock pulse. The slave receiver which is addressed
is obliged to generate an acknowledge after the reception
of each byte.
The master receiver must generate an acknowledge after
the reception of each byte that has been clocked out of the
slave transmitter.
The device that acknowledges has to pull down the SDA
line during the acknowledge clock pulse in such a way that
the SDA line is stable LOW during the HIGH period of the
acknowledge related clock pulse.
Set-up and hold times must be taken into account.
A master receiver must signal an end of data to the slave
transmitter by not generating an acknowledge on the last
byte that has been clocked out of the slave. In this event
the transmitter must leave the data line HIGH to enable the
master generation of the STOP condition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935233310118 | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 935233310112 | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 935233940122 | SPECIALTY TELECOM CIRCUIT, PXSS |
| 06R120B | POLYFUSE㈢ Resettable PTCs |
| 935235100118 | LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9352370001 | 功能描述:HEAT SHRINK SLEEVE RoHS:是 類別:線纜，導(dǎo)線 - 管理 >> 標(biāo)簽，標(biāo)記 系列:HT-SCE 標(biāo)準(zhǔn)包裝:250 系列:CM-SCE 標(biāo)簽類型:標(biāo)準(zhǔn) 標(biāo)簽尺寸:2.00" x 0.25"（50.8mm x 6.4mm） 顏色:白 材質(zhì):聚烯烴 適用于相關(guān)產(chǎn)品:點(diǎn)陣打印機(jī) 包裝:* 工作溫度:-55°C ~ 135°C 其它名稱:A105291CM-SCE-TP-1/4-4H-9 |
| 935241-0001 | 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述: |
| 935241-1 | 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述: |
| 935245650125 | 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R |
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。