參數(shù)資料
型號(hào): 935242220551
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP208
封裝: PLASTIC, SOT-316, SQFP-208
文件頁(yè)數(shù): 136/148頁(yè)
文件大?。?/td> 692K
代理商: 935242220551
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)當(dāng)前第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
1998 Apr 09
88
Philips Semiconductors
Product specication
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
58
BXO
16 to 7
RW
horizontal offset, counted in
qualied LLC cycles, after
selected horizontal sync edge, till
data is captured from DD1
BXO denes a horizontal offset,
counted in LLC cycles, after
selected horizontal sync edge till
data is read from the FIFO
in eld memory mode the
following offsets depending on the
horizontal scaling ratio must be
selected to guarantee the correct
outrun behaviour of the scaler
(see Table 70). The video
window is select by ‘NumLines’,
‘NumBytes’, ‘pitch’ and ‘base
address’
BRS_H
6 to 4
RW
horizontal downscaling
(see Section 7.10.1):
horizontal upscaling:
000: every pixel is captured
000: provide every sample once
001: every 2nd pixel is captured
001: provide every sample
twice
010: reserved
011: every 4th pixel is captured
011: provide every sample
4 times
100: reserved
101: reserved
110: reserved
111: every 8th pixel is captured
111: provide every sample
8 times
Read mode
3 and 2
RW
reserved
00: line memory mode
01: field memory mode
10: direct mode with pixel
repetition for not qualified bytes.
11: direct with grey pixel (10H
for luminance and 80H for
chrominance values) for not
qualified bytes.
PCI format
1 and 0
RW
output format PCI side:
input format PCI side:
00: YUV4:2:2
01: Y8, only luminance
01: reserved
10: Y2, 2 MSBs of Y only
10: reserved
11: Y1, 1 MSB of Y only
11: reserved
OFFSET
(HEX)
NAME
BIT
TYPE
DESCRIPTION
INBOUND
OUTBOUND
相關(guān)PDF資料
PDF描述
935242220557 SPECIALTY CONSUMER CIRCUIT, PQFP208
935260698551 SPECIALTY CONSUMER CIRCUIT, PQFP160
935260698557 SPECIALTY CONSUMER CIRCUIT, PQFP160
935260699551 SPECIALTY CONSUMER CIRCUIT, PQFP208
935260699557 SPECIALTY CONSUMER CIRCUIT, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935245650125 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R
935248-90 制造商:JANCO 功能描述:935248-90
9-3525-012 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E
935252-5 制造商:C-H 功能描述:935252-5
935257650112 制造商:NXP Semiconductors 功能描述:SUB ONLY ICSUBS TO 935257650112