- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36335 > 935257900551 (NXP SEMICONDUCTORS) COLOR SIGNAL ENCODER, PQCC84 PDF資料下載
參數(shù)資料
| 型號： | 935257900551 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | COLOR SIGNAL ENCODER, PQCC84 |
| 封裝： | PLASTIC, SOT-189-2, LCC-84 |
| 文件頁數(shù)： | 13/42頁 |
| 文件大?。?/td> | 289K |
| 代理商： | 935257900551 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
1996 Jul 08
20
Philips Semiconductors
Preliminary specication
Digital Video Encoder (EURO-DENC)
SAA7182; SAA7183
Table 21 Logic levels and function of SRCV1
Table 22 Subaddress 6C, 6D
Table 23 Subaddress 6D
Table 24 Subaddress 6E
Table 25 Logic levels and function of PHRES
DATA BYTE
AS OUTPUT
AS INPUT
FUNCTION
SRCV11
SRCV10
0
VS
vertical sync each eld; default after reset
0
1
FS
frame sync (odd/even)
1
0
FSEQ
eld sequence, vertical sync every fourth eld
(PAL = SECAM = 0), eighth eld (PAL = 1) or
twelfth eld (SECAM = 1)
1
not applicable
DATA BYTE
DESCRIPTION
HTRIG
sets the horizontal trigger phase related to signal on RCV1 or RCV2 input
values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed
increasing HTRIG decreases delays of all internally generated timing signals
reference mark: analog output horizontal sync (leading slope) coincides with active edge of RCV
used for triggering at HTRIG = 049H (054H)
DATA BYTE
LOGIC LEVEL
DESCRIPTION
VTRIG
sets the vertical trigger phase related to signal on RCV1 input
increasing VTRIG decreases delays of all internally generated timing signals,
measured in half lines
variation range of VTRIG=0to31 (1FH)
DATA BYTE
LOGIC LEVEL
DESCRIPTION
SBLBN
0
vertical blanking is dened by programming of FAL and LAL; default after reset
1
vertical blanking is forced in accordance with
“CCIR 624” (50 Hz) or RS170A (60 Hz)
PHRES
selects the phase reset mode of the colour subcarrier generator; see Table 25
FLC
eld length control; see Table 26
DATA BYTE
FUNCTION
PHRES1
PHRES0
0
no reset or reset via RTCI from SAA7111 if bit RTCE = 1; default after reset
0
1
reset every two lines or SECAM-specic if bit SECAM = 1
1
0
reset every eight elds
1
reset every four elds
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935257900557 | COLOR SIGNAL ENCODER, PQCC84 |
| 935260050118 | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14 |
| 935260050112 | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14 |
| 933372970653 | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14 |
| 933296650652 | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDIP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935260093112 | 制造商:NXP Semiconductors 功能描述:IC AVIC ADV BASESTATION 14SOIC |
| 935261069122 | 制造商:NXP Semiconductors 功能描述:IC SECURITY TRANSPONDER PLLMC |
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。