參數(shù)資料
型號: 935261504557
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP44
封裝: PLASTIC, SOT-307, QFP-44
文件頁數(shù): 61/87頁
文件大小: 440K
代理商: 935261504557
1999 Jul 01
64
Philips Semiconductors
Product specication
9-bit video input processor
SAA7113H
Table 50 RTS1 output control SA 12
RTS1 OUTPUT CONTROL
D7 TO D4
RTSE13 RTSE12 RTSE11 RTSE10
3-state, pin RTS1 is used as DOT input; see Table 19
0000
VIPB (subaddress 11H bit 1) = 0: reserved
0001
VIPB (subaddress 11H bit 1) = 1: LSBs of the 9-bit ADCs
GPSW1
0010
HL (horizontal lock indicator); selectable via HLSEL (subaddress 11H, bit 4)
0011
HLSEL = 0: standard horizontal lock indicator
HLSEL = 1: fast horizontal lock indicator (use is not recommended for
sources with unstable timebase e. g. VCRs)
VL (vertical and horizontal lock)
0100
DL (vertical and horizontal lock and colour detected)
0101
PLIN (PAL/SECAM sequence; LOW: PAL/DR line is present)
0110
HREF_HS, horizontal reference signal: indicates valid data on the
VPO-bus. The positive slope marks the beginning of a new active line.
The pulse width is dependent on the data type selected by the control
registers LCR2 to LCR24 (subaddress 41H to 57H; see Tables 4 and 61)
0111
data type 0 to 6, 8 to 15: HIGH period 1440 LLC-cycles (720 samples;
see Fig.28)
data type 7 (upsampled raw data): HIGH period programmable in LLC8
steps via HSB7 to HSB0, HSS7 to HSS0 (subaddress 06H and 07H), fine
position adjustment via HDEL1 to HDEL0 (subaddress 10H, bits 5 and 4)
HS, programmable width in LLC8 steps via HSB7 to HSB0 and
HSS7 to HSS0 (subaddress 06H and 07H), ne position adjustment in
LLC2 steps via HDEL1 to HDEL0 (subaddress 10H, bits 5 and 4)
1000
HQ (HREF gated with VREF)
1001
ODD, eld identier; HIGH = odd eld; see vertical timing diagrams
Figs 29 and 30
1010
VS (vertical sync); see vertical timing diagrams Figs 29 and 30
1011
V123 (vertical pulse); see vertical timing diagrams Figs 29 and 30
1100
VGATE (programmable via VSTA8 to VSTA0 and VSTO8 to VSTO0,
subaddresses 15H, 16H and 17H)
1101
VREF (programmable in two positions via VRLN, subaddress 10H, bit 3)
1110
FID (position and polarity programmable via VSTA 8 to VSTA0,
subaddresses 15H and 17H and FIDP, subaddress 13 bit 3)
1111
相關(guān)PDF資料
PDF描述
935261537118 DELTA-SIGMA ADC, PDSO16
935261537112 DELTA-SIGMA ADC, PDSO16
935261615112 SPECIALTY CONSUMER CIRCUIT, PDSO28
935261615118 SPECIALTY CONSUMER CIRCUIT, PDSO28
935261616112 SPECIALTY CONSUMER CIRCUIT, PDIP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935262025112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935262217118 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC