參數(shù)資料
型號: 935261790112
廠商: NXP SEMICONDUCTORS
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PDSO28
封裝: 5.30 MM, PLASTIC, SSOP-28
文件頁數(shù): 28/31頁
文件大小: 199K
代理商: 935261790112
2000 Feb 04
6
Philips Semiconductors
Preliminary specication
Low-voltage low-power stereo audio
CODEC with DSP features
UDA1344TS
FUNCTIONAL DESCRIPTION
The UDA1344TS accommodates slave mode only, this
means that in all applications the system devices must
provide the system clock. The system clock must be
locked in frequency to the digital interface input signals.
The BCK clock can be up to 128fs, or in other words the
BCK frequency is 128 times the Word Select (WS)
frequency or less: fBCK = < 128 × fWS.
Remarks:
1. The WS edge MUST fall on the negative edge of the
BCK clock at all times for proper operation of the digital
I/O data interface
2. The sampling frequency range is from 5 to 55 kHz
3. For MSB- and LSB-justified formats it is important to
have a WS signal with a duty factor of 50%.
Analog-to-Digital Converter (ADC)
The stereo ADC of the UDA1344TS consists of two
3rd-order Sigma-Delta modulators. They have a modified
Ritchie-coder architecture in a differential switched
capacitor implementation. The oversampling ratio is 128.
In contrast to the UDA1340M, the UDA1344TS supports
1 V (RMS) input signals and can be set, via an external
resistor, to support 2 V (RMS) input signals.
Analog front-end
The analog front-end is equipped with a selectable 0 dB or
6 dB gain block. The pin to select the gain switch is given
in Section “L3 mode”. This block can be used in
applications in which both 1 V (RMS) and 2 V (RMS) input
signals are available.
In applications in which a 2 V (RMS) input signal is used,
a12 k
resistor must be connected in series with the input
of the ADC. This makes a voltage divider with the internal
ADC resistor and makes sure only 1 V (RMS) maximum is
input to the IC. Using this application for a 2 V (RMS) input
signal, the gain switch must be set to 0 dB. When a
1 V (RMS) input signal is input to the ADC in the same
application, the gain switch must be set to 6 dB.
An overview of the maximum input voltages allowed
against the presence of an external resistor and the setting
of the gain switch is given in Table 1.
Table 1
Application modes using input gain stage
Decimation lter (ADC)
The decimation from 128fs to 1fs is performed in 2 stages.
The first stage realizes 3rd-order
characteristic. This
filter decreases the sample rate by 16.
The second stage, a Finite Impulse Response (FIR) filter,
consists of 3 half-band filters, each decimating by a factor
of 2.
Table 2
Decimation lter characteristics
DC-cancellation lter (ADC)
An optional Infinite Impulse-Response (IIR) high-pass filter
is provided to remove unwanted DC components.
The operation is selected by the microcontroller via the
L3 interface. The filter characteristics are given in Table 3.
Table 3
DC-cancellation lter characteristics
RESISTOR
(12 k
)
INPUT GAIN
SWITCH
MAXIMUM
INPUT
VOLTAGE
Present
0 dB
2 V (RMS)
Present
6 dB
1 V (RMS)
Absent
0 dB
1 V (RMS)
Absent
6 dB
0.5 V (RMS)
ITEM
CONDITIONS
VALUE (dB)
Pass-band ripple
0
0.45fs
±0.05
Stop band
>0.55fs
60
Dynamic range
0
0.45f
s
108
Overall gain with
0 dB input to the
ADC
DC
1.16
ITEM
CONDITIONS
VALUE (dB)
Pass-band ripple
none
Pass-band gain
0
Droop
at 0.00045fs
0.031
Attenuation at DC
at 0.00000036fs
>40
Dynamic range
0
0.45fs
>110
sin x
x
------------
相關(guān)PDF資料
PDF描述
935261790118 SPECIALTY CONSUMER CIRCUIT, PDSO28
935261846112 6 W, 2 CHANNEL, AUDIO AMPLIFIER, PSFM9
935261847112 6 W, 2 CHANNEL, AUDIO AMPLIFIER, PSFM9
935261850112 6 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP44
935262194112 SPECIALTY CONSUMER CIRCUIT, PZIP13
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935262025112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935262217118 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC