- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36334 > 935263652557 (NXP SEMICONDUCTORS) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 935263652557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, SOT-393, QFP-64 |
| 文件頁數(shù)： | 46/75頁 |
| 文件大?。?/td> | 479K |
| 代理商： | 935263652557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
1998 May 15
50
Philips Semiconductors
Product specication
Enhanced Video Input Processor (EVIP)
SAA7111A
17.2.14 SUBADDRESS 0E
Table 26 Chrominance control SA 0E
FUNCTION
BIT NAME
LOGIC
LEVEL
CONTROL
BIT
Chroma bandwidth (CHBW0 and CHBW1)
Small bandwidth (
≈ 620 kHz)
CHBW1
0
D1
CHBW0
0
D0
Nominal bandwidth (
≈ 800 kHz)
CHBW1
0
D1
CHBW0
1
D0
Medium bandwidth (
≈ 920 kHz)
CHBW1
1
D1
CHBW0
0
D0
Wide bandwidth (
≈ 1000 kHz)
CHBW1
1
D1
CHBW0
1
D0
Fast colour time constant (FCTC)
Nominal time constant
FCTC
0
D2
Fast time constant
FCTC
1
D2
Disable chrominance comb lter (DCCF)
Chrominance comb lter on (during VREF = 1) (see Figs 24 and 25)
DCCF
0
D3
Chrominance comb lter off
DCCF
1
D3
Colour standard (CSTD0 to CSTD2); logic levels 100, 110 and 111 are reserved, do not use
Colour standard control automatic switching between PAL BGHI and
NTSC M (NTSC-Japan with special level adjustment; luminance
brightness subaddress 0A = 95H, luminance contrast
subaddress 0BH = 48H)
CSTD2
0
D6
CSTD1
0
D5
CSTD0
0
D4
Colour standard control automatic switching between NTSC 4.43 (50 Hz)
and PAL 4.43 (60 Hz)
CSTD2
0
D6
CSTD1
0
D5
CSTD0
1
D4
Colour standard control automatic switching between PAL N and
NTSC 4.43 (60 Hz)
CSTD2
0
D6
CSTD1
1
D5
CSTD0
0
D4
Colour standard control automatic switching between NTSC N and
PAL M
CSTD2
0
D6
CSTD1
1
D5
CSTD0
1
D4
Colour standard control automatic switching between SECAM and
PAL 4.43 (60 Hz)
CSTD2
1
D6
CSTD1
0
D5
CSTD0
1
D4
Clear DTO (CDTO)
Disabled
CDTO
0
D7
Every time CDTO is set, the internal subcarrier DTO phase is reset to 0
°
and the RTCO output generates a logic 0 at time slot 68 (see RTCO
description Fig.20). So an identical subcarrier phase can be generated by
an external device (e.g. an encoder).
CDTO
1
D7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935233400112 | SPECIALTY CONSUMER CIRCUIT, PDIP24 |
| 935233410112 | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| 935233410118 | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| 935233410518 | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| 935233970512 | B Type, DOLBY NOISE REDUCTION IC, PDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。