- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36460 > 9402AVK (MICRONAS SEMICONDUCTOR HOLDING AG) SPECIALTY CONSUMER CIRCUIT, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9402AVK |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | 14 X 14 MM, 2 MM HEIGHT, PLASTIC, MS-022, MQFP-80 |
| 文件頁(yè)數(shù)： | 47/126頁(yè) |
| 文件大?。?/td> | 1673K |
| 代理商： | 9402AVK |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
DATA SHEET
Micronas
Aug. 16, 2004; 6251-552-1DS
27
Fig. 2–37: Image Format behind Memory
For freerun mode the backend part works stand alone
without analyzing the input signals. The clock domains,
input data part and output data part of the IC, are not
synchronized to each other. If the output processing
works in the freerun mode, the output signals of the
OSC are generated depending on I2C-bus settings.
For locked mode the backend part works with a line
locked clock. This means that the front-end and the
backend of the IC are synchronized to each other. The
generation of the controlling signals depends on output
signals from the front-end. This mode will be the
default and the most used mode for standard TV appli-
cations.
With activated vertical freerun mode the phase of the
generated vsync signal has no correlation to the
incoming vsync signal. A hard switch from freerun
mode to locked mode would therefore cause visible
synchronization problems in the deflection unit of the
TV set concerning the vertical picture positioning. To
avoid these problems a circuit is implemented which
synchronizes the freerunning vsync signal to the vsync
derived from the CVBS signal, to enable a soft transi-
tion to locked mode (PDGSR, LPFOPFF). This syn-
chronization is only possible when the number of
CVBS input lines corresponds to the programmed
value of LPFOP.
When no or very weak signal is connected to the
CVBS input, the IC can be configured to automatically
switch into freerunning mode. This stabilizes the dis-
play which may contain OSD information, e.g. during
channel-tune. The configuration, whether the IC
switches to H-freerun, V-freerun or both can be config-
ured by AUTOFRRN
2.5.5.1. HOUT Generator
The HOUT generator has two operation modes, which
can be selected by the parameter HOUTFR. The
HOUT signal is active high for 64 clock cycles
(CLKB36). In the freerunning-mode the HOUT signal is
generated depending on the PPLOP parameter. In the
locked-mode the HOUT signal is locked on the incom-
ing H-Sync signal derived from CVBS. The polarity of
the HOUT signal is programmable by the parameter
HOUTPOL.
2.5.5.2. VOUT Generator
The VOUT generator has two operation modes, which
can be selected by the parameter VOUTFR. In the fre-
erunning-mode (VOUTFR=1) the VOUT signal is gen-
erated depending on the LPFOP parameter.
In the locked-mode the VOUT signal is synchronized
by the incoming V-Sync signal derived from CVBS,
delayed by some lines (OPDEL). During one incoming
V-Sync signal, two VOUT pulses have to be generated.
The polarity of the VOUT signal is programmable by
the parameter VOUTPOL. The VOUT signal is active
high for two output lines..
APPLOP
(active
pixel per
line output)
HSYNC
NALPFOP
(not active
lines output)
ALPFOP
(Active lines
output)
Complete picture area
PPLOP
LPFOP
(lines
output)
(pixel per line output)
Active picture
VSYNC
Table 2–13: Ingenious configurations of the HOUT and VOUT generator
Mode
HOUTFR
VOUTFR
‘H-and-V-locked’ mode
0
‘H-freerunning / V-locked’ mode
1
0
‘H-and V freerunning’ mode
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 94136-608T | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
| 94136-608 | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
| 94136-613K | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
| 94136-803K | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
| 94136-803T | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9402F | 制造商:HH SMITH 功能描述:HARDWARE |
| 9402H | 制造商:Abbatron/HH Smith 功能描述: |
| 9402L | 制造商:Abbatron/HH Smith 功能描述: |
| 9402M | 制造商:Abbatron/HH Smith 功能描述: |
| 940-2MM | 功能描述:支架與墊片 Plastic Spcr 2mm Nylon White RoHS:否 制造商:Schurter 類型:Transipillar Spacers 長(zhǎng)度:16 m 螺紋大小:M4 外徑:10 mm 材料:Nylon with Steel 電鍍:Zinc |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。