- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36460 > 9402AVK (MICRONAS SEMICONDUCTOR HOLDING AG) SPECIALTY CONSUMER CIRCUIT, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | 9402AVK |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | 14 X 14 MM, 2 MM HEIGHT, PLASTIC, MS-022, MQFP-80 |
| 文件頁數(shù)： | 56/126頁 |
| 文件大?。?/td> | 1673K |
| 代理商： | 9402AVK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
DATA SHEET
Micronas
Aug. 16, 2004; 6251-552-1DS
35
The I2C parameter V20STAT, V40STAT and V36BSTAT
reflect the state of the register values.
If these bits are read as ‘1’, then the store command
was sent, but the data is not made available yet.
If these bits are ‘0’ then the data was made valid and a
new write or read cycle can start.
The bits V20STAT, V40STAT and V36BSTAT may be
checked before writing or reading new data, otherwise
data can be lost by overwriting. No V36FSTAT register
exist. To make the register values available to the four
I2C bus interface immediately after sending, the I2C
bus master has to write a ‘don’t care’ byte to the sub-
address FEh (store command).
For the read process, the I2C bus master must not
send a store command. In order to have a defined time
step for the I2C bus interface blocks in the different
domains, where the data will be available from the dif-
ferent blocks, the data is made valid with the same V-
Sync related signals mentioned above for the write
process.
The VSP 94x2A distinguishes between two different
types of read-registers. The behavior of the “normal”
read registers does not differ from the behavior of the
write registers. Only the direction of the data flow is
opposite.
The “rs typ” read registers behave differently. They can
be only set (means value 1) by the internal blocks
using the rising edge of a corresponding signal. After
reading by the I2C bus master, the registers will be
automatically reset (means value 0) by the I2C bus ker-
nel/interface. For example the register NMSTATUS
belongs to the “rs typ” read registers. NMSTATUS sig-
nalizes a new value for NOISEME. So if NMSTATUS is
read as ‘0’ the current noise measurement has not
been updated. If the NMSTATUS is read as ‘1’ a new
noise measurement value can be read. All other “rs
typ” read registers work in the same way. The “rs typ”
read registers will be marked in the overview with the
short cut “rstyp” or will have the additional hint “Note:
reset automatically when read/write” in the detailed I2C
bus command description.
By default all registers are made valid by the internal V-
Sync related signals and, in addition, a store command
has to be sent for write registers. The registers, which
should also be made available immediately as for writ-
ing and reading, are marked with the short cut NTO
(No take over mechanism).
Registers which need a hand-shake mechanism
between the I2C bus interface and the different blocks
are marked with the shortcut HS (Hand shake mecha-
nism). This means that all bits of the registers are used
when the last register is written. After PPLIP9-2 is writ-
ten, PPLIP1-0 must be written to allow these bits to
have effect.
The registers for the write parameter STOPMODE are
directly connected to the read registers of the parame-
ter SMMIRROR. So it is possible to check the I2C bus
protocol by writing and reading to the register STOP-
MODE and SMMIRROR, respectively.
The transmitted data is internally stored in registers.
Writing to or reading from a non-existant register is
permitted and does not generate a fault by the IC.
After switching on the IC, all bits of the VSP 94x2A are
set to defined states, (refer to Table 3–6). POR is set
after reset to pin 24. It stays ‘1’, until it is cancled via
software PORCNCL. This can be used to decide dur-
ing TV operation, whether to program all registers (e.g.
after power failure reset) or only altered ones (normal
TV operation).
Table 3–5: I2C bus clock domains
Domain
Description
Clock
CP
CP-CD
CVBS frontend
CLKF20
CP-PP
LL-PLL
CLKF20
CP-I2C
I2C read
CLKF20
FP
FP-PRE
Prescaler
CLKF40
FP-MC
Memory-controller
CLKF40
FP-RGB
RGB Frontend
CLKF40
FP-TNR
Temporal noise
reduction
CLKF40
FP-I2C
I2C read
CLKF40
PP
LL-PLL
CLKF36
PP-I2C
I2C read
CLKF36
BP
BP-DP
Display processing
CLKB36
BP-PM
Pixel-Mixer
CLKB36
BP-ODC
Output data control
CLKB36
BP-ODC/MC
Output data control/
memory-controller
CLKB36
BP-POS
Postscaler
CLKB36
BP-DAC
DAC processing
CLKB72
BP-I2C
I2C read
CLKB36
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 94136-608T | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
| 94136-608 | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
| 94136-613K | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
| 94136-803K | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
| 94136-803T | 72 CONTACT(S), FEMALE, 40 DEGREE SINGLE PART CARD EDGE CONN, SOLDER, SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9402F | 制造商:HH SMITH 功能描述:HARDWARE |
| 9402H | 制造商:Abbatron/HH Smith 功能描述: |
| 9402L | 制造商:Abbatron/HH Smith 功能描述: |
| 9402M | 制造商:Abbatron/HH Smith 功能描述: |
| 940-2MM | 功能描述:支架與墊片 Plastic Spcr 2mm Nylon White RoHS:否 制造商:Schurter 類型:Transipillar Spacers 長度:16 m 螺紋大小:M4 外徑:10 mm 材料:Nylon with Steel 電鍍:Zinc |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。