- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25516 > 954204AGT (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | 954204AGT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-56 |
| 文件頁數(shù)： | 3/20頁 |
| 文件大小： | 261K |
| 代理商： | 954204AGT |
11
Integrated
Circuit
Systems, Inc.
ICS954204
0933D—03/16/05
SMBus Table: Output Enable Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
CPUCLK2_ITP/SRCCLK7
Enable
Output Enable
RW
Disable (HiZ)
Enable
1
Bit 6
1
Bit 5
SRCCLK5 Enable
Output Enable
RW
Disable (HiZ)
Enable
1
Bit 4
SRCCLK4/SATA Enable
Output Enable
RW
Disable (HiZ)
Enable
1
Bit 3
SRCCLK3 Enable
Output Enable
RW
Disable (HiZ)
Enable
1
Bit 2
SRCCLK2 Enable
Output Enable
RW
Disable (HiZ)
Enable
1
Bit 1
SRCCLK1 Enable
Output Enable
RW
Disable (HiZ)
Enable
1
Bit 0
SRCCLK0 Enable
Output Enable
RW
Disable (HiZ)
Enable
1
SMBus Table: PLL1 Spread and Output Enable Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
PCI_F0 Enable
Output Enable
RW
Disable
Enable
1
Bit 6
DOT_96MHz Enable
Output Enable
RW
Disable (HiZ)
Enable
1
Bit 5
USB_48MHz Enable
Output Enable
RW
Disable
Enable
1
Bit 4
REFOUT Enable
Output Enable
RW
Disable
Enable
1
Bit 3
-
Bit 2
CPU_1 Enable
Output Enable
RW
Disable (HiZ)
Enable
1
Bit 1
CPU_0 Enable
Output Enable
RW
Disable (HiZ)
Enable
1
Bit 0
Spread Spectrum Mode
(CPU, SRC, PCIF, PCI)
Spread Control for PLL1
RW
SPREAD OFF
SPREAD ON
0
SMBus Table: Output Enable Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
PCICLK5
Output Enable
RW
Disable
Enable
1
Bit 6
PCICLK4
Output Enable
RW
Disable
Enable
1
Bit 5
PCICLK3
Output Enable
RW
Disable
Enable
1
Bit 4
PCICLK2
Output Enable
RW
Disable
Enable
1
Bit 3
1
Bit 2
1
Bit 1
1
Bit 0
PCI_F1 Enable
Output Enable
RW
Disable
Enable
1
SMBus Table: SRC Free-Running Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
SRCCLK7
Free-Running Control
RW
Free-Running
Stoppable
0
Bit 6
0
Bit 5
SRCCLK5
RW
Free-Running
Stoppable
0
Bit 4
SRCCLK4/SATA
RW
Free-Running
Stoppable
0
Bit 3
SRCCLK3
RW
Free-Running
Stoppable
0
Bit 2
SRCCLK2
RW
Free-Running
Stoppable
0
Bit 1
SRCCLK1
RW
Free-Running
Stoppable
0
Bit 0
SRCCLK0
RW
Free-Running
Stoppable
0
Reserved
-
26, 27
19, 20
Free-Running Control, not
affected by PCI/SRC_STOP#
12
52
41, 40
-
17, 18
Byte 1
8
14,15
26, 27
24, 25
22, 23
19, 20
Byte 2
5
44, 43
-
Byte 0
35, 36
-
30, 31
4
3
56
17, 18
24, 25
22, 23
9
Byte 3
30, 31
35, 36
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 954206BGT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954206BFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954206BFLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9552-6006-01 | RF/MICROWAVE FIXED ATTENUATOR |
| 9552-6006-03 | RF/MICROWAVE FIXED ATTENUATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 954204BGLF | 制造商:Integrated Device Technology Inc 功能描述:56 TSSOP (LEAD FREE) - Rail/Tube |
| 954204BGLN | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Synthesizer Dual 56-Pin TSSOP Tube |
| 954204BGLNT | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Synthesizer Dual 56-Pin TSSOP T/R |
| 954204CGLF | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 954204CGLFT | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。