參數(shù)資料
型號: 9601-01
廠商: PEREGRINE SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: 2200 MHz UltraCMOS⑩ Integer-N PLL for Rad Hard Applications
中文描述: PHASE LOCKED LOOP, CQCC44
封裝: CERAMIC, QFJ-44
文件頁數(shù): 12/14頁
文件大?。?/td> 257K
代理商: 9601-01
Product Specification
PE9601
Page 7 of 14
Document No. 70-0025-05
│ www.psemi.com
2005 Peregrine Semiconductor Corp. All rights reserved.
Table 6. AC Characteristics
VDD = 3.0 V, -40° C < TA < 85° C, unless otherwise specified
Symbol
Parameter
Test Program Name
Conditions
Min
Max
Units
Control Interface and Latches (see Figure 5 and Figure 6)
fClk
Serial data clock frequency
(Note 1)
10
MHz
tClkH
Serial clock HIGH time
t_clk_H (s)
30
ns
tClkL
Serial clock LOW time
t_clk_L (s)
30
ns
tDSU
Sdata set-up time after Sclk rising
edge, D[7:0] set-up time to
M1_WR, M2_WR, A_WR, E_WR
rising edge
t_dsu_”xxx” (s) where
“xxx” is name of pin being
tested
10
ns
tDHLD
Sdata hold time after Sclk rising
edge, D[7:0] hold time to M1_WR,
M2_WR, A_WR rising edge
t_dhid_”xxx” (s) where
“xxx” is name of pin being
tested
10
ns
tPW
S_WR, M1_WR, M2_WR, A_WR,
E_WR pulse width
t_pw_”xxx” (s) where “xxx”
is name of pin being
tested
30
ns
tCWR
Sclk rising edge to S_WR rising
edge. S_WR, M1_WR, M2_WR,
A_WR falling edge to Hop_WR
rising edge
t_cwr_”xxx” (s) where
“xxx” is name of pin being
tested
30
ns
tCE
Sclk falling edge to E_WR
transition
t_ce (s)
30
ns
tWRC
S_WR falling edge to Sclk rising
edge. Hop_WR falling edge to
S_WR, M1_WR, M2_WR, A_WR
rising edge
t_wrc_”xxx” (s) where
“xxx” is name of pin being
tested
30
ns
tEC
E_WR transition to Sclk rising
edge
t_ec (s)
30
ns
Main Divider (Including Prescaler)
Fin
Operating frequency
RF_sens
200
2200
MHz
PFin
Input level range
RF_sens
External AC coupling
0
5
dBm
Main Divider (Prescaler Bypassed)
Fin
Operating frequency
20
220
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
fr
Operating frequency
Fc_sens
(Note 3)
100
MHz
Pfr
Reference input power (Note 2)
Fc_sens
Single ended input
-2
dBm
Phase Detector
fc
Comparison frequency
(Note 3)
20
MHz
Note 1:
Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk
specification.
Note 2:
CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5Vp-p.
Note 3:
Parameter is guaranteed through characterization only and is not tested.
相關(guān)PDF資料
PDF描述
9601-11 2200 MHz UltraCMOS⑩ Integer-N PLL for Rad Hard Applications
963-4022-A1A STRAIGHT BOARD STACKING CONNECTOR, SOLDER
963-4022-B1A STRAIGHT BOARD STACKING CONNECTOR, SOLDER
963-4022-C1A STRAIGHT BOARD STACKING CONNECTOR, SOLDER
963-4022-D1A STRAIGHT BOARD STACKING CONNECTOR, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
960-101-170L005 功能描述:D-Sub Contact Female Socket Gold 28 AWG Crimp Machined 制造商:norcomp inc. 系列:微型 D 960 包裝:散裝 零件狀態(tài):有效 類型:信號 觸頭類型:母形插口 觸頭外形:機制 線規(guī):28 AWG 觸頭端接:壓接 觸頭材料:磷青銅 觸頭鍍層:金 觸頭鍍層厚度:15μin(0.38μm) 端接表面處理:- 端接表面處理厚度:- 觸頭尺寸:- 特性:- 標(biāo)準(zhǔn)包裝:500
9601026202AR 制造商:3M 制造商全稱:3M Electronics 功能描述:3M? Boardmount Socket
960102-6202-AR 功能描述:集管和線殼 2P STR SR BDMNT SKT 3.0MM TAIL/7.1MMBODY RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector
9601026203AR 制造商:3M 制造商全稱:3M Electronics 功能描述:3M? Boardmount Socket
9601026302AR 制造商:3M 制造商全稱:3M Electronics 功能描述:3M? Boardmount Socket