- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄164899 > 9601-01 (PEREGRINE SEMICONDUCTOR CORP) 2200 MHz UltraCMOS⑩ Integer-N PLL for Rad Hard Applications PDF資料下載
參數(shù)資料
| 型號(hào)： | 9601-01 |
| 廠商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | 2200 MHz UltraCMOS⑩ Integer-N PLL for Rad Hard Applications |
| 中文描述： | PHASE LOCKED LOOP, CQCC44 |
| 封裝： | CERAMIC, QFJ-44 |
| 文件頁(yè)數(shù)： | 2/14頁(yè) |
| 文件大?。?/td> | 257K |
| 代理商： | 9601-01 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Product Specification
PE9601
Page 10 of 14
2005 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0025-05
│ UltraCMOS RFIC Solutions
The double buffering provided by the primary and
secondary registers allows for “ping-pong” counter
control using the FSELS input. When FSELS is
“high”, the primary register contents set the
counter inputs. When FSELS is “l(fā)ow”, the
secondary register contents are utilized.
While the E_WR input is “high” and the S_WR
input is “l(fā)ow”, serial input data (Sdata input), B0 to
B7, are clocked serially into the enhancement
register on the rising edge of Sclk, MSB (B0) first.
The enhancement register is double buffered to
prevent inadvertent control changes during serial
loading, with buffer capture of the serially entered
data performed on the falling edge of E_WR
according to the timing diagram shown in Figure
7. After the falling edge of E_WR, the data
provide control bits as shown in Table 8 with bit
functionality enabled by asserting the Enh input
“l(fā)ow”.
Table 7. Primary Register Programming
Interface
Mode
Enh
Bmode
Smode
R5
R4
M8
M7
Pre_en
M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
Parallel
1
0
M2_WR rising edge load
M1_WR rising edge load
A_WR rising edge load
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
1
0
1
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
Direct
1
X
0
Pre_en
M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
*Serial data clocked serially on Sclk rising edge while E_WR “l(fā)ow” and captured in secondary register on S_WR rising edge.
Table 8. Enhancement Register Programming
Interface
Mode
Enh
Bmode
Smode
Reserved
Power
down
Counter
load
MSEL
output
Prescaler
output
fc, fp OE
Parallel
0
X
0
E_WR rising edge load
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
0
X
1
B0
B1
B2
B3
B4
B5
B6
B7
*Serial data clocked serially on Sclk rising edge while E_WR “high” and captured in the double buffer on E_WR falling edge.
MSB (first in)
(last in) LSB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9601-11 | 2200 MHz UltraCMOS⑩ Integer-N PLL for Rad Hard Applications |
| 963-4022-A1A | STRAIGHT BOARD STACKING CONNECTOR, SOLDER |
| 963-4022-B1A | STRAIGHT BOARD STACKING CONNECTOR, SOLDER |
| 963-4022-C1A | STRAIGHT BOARD STACKING CONNECTOR, SOLDER |
| 963-4022-D1A | STRAIGHT BOARD STACKING CONNECTOR, SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 960-101-170L005 | 功能描述:D-Sub Contact Female Socket Gold 28 AWG Crimp Machined 制造商:norcomp inc. 系列:微型 D 960 包裝:散裝 零件狀態(tài):有效 類型:信號(hào) 觸頭類型:母形插口 觸頭外形:機(jī)制 線規(guī):28 AWG 觸頭端接:壓接 觸頭材料:磷青銅 觸頭鍍層:金 觸頭鍍層厚度:15μin（0.38μm） 端接表面處理:- 端接表面處理厚度:- 觸頭尺寸:- 特性:- 標(biāo)準(zhǔn)包裝:500 |
| 9601026202AR | 制造商:3M 制造商全稱:3M Electronics 功能描述:3M? Boardmount Socket |
| 960102-6202-AR | 功能描述:集管和線殼 2P STR SR BDMNT SKT 3.0MM TAIL/7.1MMBODY RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點(diǎn)類型:Pin (Male) 節(jié)距:1 mm 位置/觸點(diǎn)數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點(diǎn)材料:Brass 觸點(diǎn)電鍍:Gold 制造商:Hirose Connector |
| 9601026203AR | 制造商:3M 制造商全稱:3M Electronics 功能描述:3M? Boardmount Socket |
| 9601026302AR | 制造商:3M 制造商全稱:3M Electronics 功能描述:3M? Boardmount Socket |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。