Table 2-12 A1225A Worst-Case Commercial Conditions, VCC = " />
參數(shù)資料
型號(hào)： A1280A-1PL84I
廠(chǎng)商： Microsemi SoC
文件頁(yè)數(shù)： 10/54頁(yè)
文件大?。?/td> 0K
描述： IC FPGA 8K GATES 84-PLCC IND
標(biāo)準(zhǔn)包裝： 16
系列： ACT™ 2
LAB/CLB數(shù)： 1232
輸入/輸出數(shù)： 72
門(mén)數(shù)： 8000
電源電壓： 4.5 V ~ 5.5 V
安裝類(lèi)型： 表面貼裝
工作溫度： -40°C ~ 85°C
封裝/外殼： 84-LCC（J 形引線(xiàn)）
供應(yīng)商設(shè)備封裝： 84-PLCC（29.31x29.31）
Detailed Specifications
2- 12
R e visio n 8
A1225A Timing Characteristics
Table 2-12 A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
Logic Module Propagation Delays1
–2 Speed3
–1 Speed
Std. Speed
Units
Parameter/Description
Min.
Max.
Min.
Max.
Min.
Max.
tPD1
Single Module
3.8
4.3
5.0
ns
tCO
Sequential Clock to Q
3.8
4.3
5.0
ns
tGO
Latch G to Q
3.8
4.3
5.0
ns
tRS
Flip-Flop (Latch) Reset to Q
3.8
4.3
5.0
ns
Predicted Routing Delays2
tRD1
FO = 1 Routing Delay
1.1
1.2
1.4
ns
tRD2
FO = 2 Routing Delay
1.7
1.9
2.2
ns
tRD3
FO = 3 Routing Delay
2.3
2.6
3.0
ns
tRD4
FO = 4 Routing Delay
2.8
3.1
3.7
ns
tRD8
FO = 8 Routing Delay
4.4
4.9
5.8
ns
Sequential Timing Characteristics3,4
tSUD
Flip-Flop (Latch) Data Input Setup
0.4
0.5
ns
tHD
Flip-Flop (Latch) Data Input Hold
0.0
ns
tSUENA
Flip-Flop (Latch) Enable Setup
0.8
0.9
1.0
ns
tHENA
Flip-Flop (Latch) Enable Hold
0.0
ns
tWCLKA
Flip-Flop (Latch) Clock Active Pulse Width
4.5
5.0
6.0
ns
tWASYN
Flip-Flop (Latch) Clock Asynchronous Pulse Width
4.5
5.0
6.0
ns
tA
Flip-Flop Clock Input Period
9.4
11.0
13.0
ns
tINH
Input Buffer Latch Hold
0.0
ns
tINSU
Input Buffer Latch Setup
0.4
0.5
ns
tOUTH
Output Buffer Latch Hold
0.0
ns
tOUTSU
Output Buffer Latch Setup
0.4
0.5
ns
fMAX
Flip-Flop (Latch) Clock Frequency
105.0
90.0
75.0
MHz
Notes:
1. For dual-module macros, use tPD1 + tRD1 + tPDn, tCO + tRD1 + tPDn, or tPD1 + tRD1 + tSUD —whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules
can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External
setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external
PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
相關(guān)PDF資料
PDF描述
A1460A-1PQG160I IC FPGA 6K GATES 160-PQFP
A1460A-1PQ160I IC FPGA 6K GATES 160-PQFP
24LC01BT/SN IC EEPROM 1KBIT 400KHZ 8SOIC
EP20K400EFC672-2 IC APEX 20KE FPGA 400K 672-FBGA
AMM24DTBN-S189 CONN EDGECARD 48POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1280A-1PLG160B 制造商:MICROSEMI 制造商全稱(chēng):Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-1PLG160C 制造商:MICROSEMI 制造商全稱(chēng):Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-1PLG160I 制造商:MICROSEMI 制造商全稱(chēng):Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-1PLG160M 制造商:MICROSEMI 制造商全稱(chēng):Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-1PLG176B 制造商:MICROSEMI 制造商全稱(chēng):Microsemi Corporation 功能描述:ACT 2 Family FPGAs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*