Table 2-27 A1440A, A" />
參數資料
型號: A1460A-1TQG176I
廠商: Microsemi SoC
文件頁數: 33/90頁
文件大?。?/td> 0K
描述: IC FPGA 6K GATES 176-TQFP
標準包裝: 40
系列: ACT™ 3
LAB/CLB數: 848
輸入/輸出數: 151
門數: 6000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 176-LQFP
供應商設備封裝: 176-TQFP(24x24)
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 - 31
A1440A, A14V40A Timing Characteristics (continued)
Table 2-27 A1440A, A14V40A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
I/O Module Input Propagation Delays
–3 Speed1 –2 Speed1 –1 Speed Std. Speed 3.3 V Speed1 Units
Parameter/Description
Min. Max. Min. Max. Min. Max. Min. Max.
Min.
Max.
tINY
Input Data Pad to Y
2.8
3.2
3.6
4.2
5.5
ns
tICKY
Input Reg IOCLK Pad to Y
4.7
5.3
6.0
7.0
9.2
ns
tOCKY
Output Reg IOCLK Pad to Y
4.7
5.3
6.0
7.0
9.2
ns
tICLRY Input Asynchronous Clear to Y
4.7
5.3
6.0
7.0
9.2
ns
tOCLRY Output Asynchronous Clear to Y
4.7
5.3
6.0
7.0
9.2
ns
Predicted Input Routing Delays2
tRD1
FO = 1 Routing Delay
0.9
1.0
1.1
1.3
1.7
ns
tRD2
FO = 2 Routing Delay
1.2
1.4
1.6
1.8
2.4
ns
tRD3
FO = 3 Routing Delay
1.4
1.6
1.8
2.1
2.8
ns
tRD4
FO = 4 Routing Delay
1.7
1.9
2.2
2.5
3.3
ns
tRD8
FO = 8 Routing Delay
2.8
3.2
3.6
4.2
5.5
ns
I/O Module Sequential Timing (wrt IOCLK pad)
tINH
Input F-F Data Hold
0.0
ns
tINSU
Input F-F Data Setup
1.8
1.7
2.0
2.3
ns
tIDEH
Input Data Enable Hold
0.0
ns
tIDESU Input Data Enable Setup
5.8
6.5
7.5
8.6
ns
tOUTH
Output F-F Data hold
0.7
0.8
0.9
1.0
ns
tOUTSU Output F-F Data Setup
0.7
0.8
0.9
1.0
ns
tODEH Output Data Enable Hold
0.3
0.4
0.5
ns
fODESU Output Data Enable Setup
1.3
1.5
1.7
2.0
ns
Notes:
1. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
shipment.
相關PDF資料
PDF描述
211670-4 CONN D-SUB RCPT 62POS CRIMP
93LC46BX-I/SN IC EEPROM 1KBIT 2MHZ 8SOIC
RMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A PCB
211668-1 CONN D-SUB RCPT HSING 26POS HD
93LC46BT/SN IC EEPROM 1KBIT 2MHZ 8SOIC
相關代理商/技術參數
參數描述
A1460A-2PG207C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A1460A-2PQ160C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A1460A-2PQ160I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A1460A-2PQ208C 制造商: 功能描述: 制造商:undefined 功能描述:
A1460A-2PQ208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)