Table 2-32 A1460A, A14V60A Worst-Case" />
參數(shù)資料
型號: A14V100A-RQ208C
廠商: Microsemi SoC
文件頁數(shù): 39/90頁
文件大?。?/td> 0K
描述: IC FPGA 10K GATES 3.3V 208-PQFP
標準包裝: 24
系列: ACT™ 3
LAB/CLB數(shù): 1377
輸入/輸出數(shù): 175
門數(shù): 10000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 208-BFQFP 裸露焊盤
供應商設備封裝: 208-RQFP(28x28)
Detailed Specifications
2- 36
R e visio n 3
A1460A, A14V60A Timing Characteristics (continued)
Table 2-32 A1460A, A14V60A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
I/O Module – TTL Output Timing1
–3 Speed2 –2 Speed2 –1 Speed Std. Speed 3.3 V Speed1 Units
Parameter/Description
Min. Max. Min. Max. Min. Max. Min. Max.
Min.
Max.
tDHS
Data to Pad, High Slew
5.0
5.6
6.4
7.5
9.8
ns
tDLS
Data to Pad, Low Slew
8.0
9.0
10.2
12.0
15.6
ns
tENZHS Enable to Pad, Z to H/L, High Slew
4.0
4.5
5.1
6.0
7.8
ns
tENZLS Enable to Pad, Z to H/L, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tENHSZ Enable to Pad, H/L to Z, High Slew
7.8
8.7
9.9
11.6
15.1
ns
tENLSZ Enable to Pad, H/L to Z, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
9.0
10.0
11.5
15.0
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
12.8
15.3
17.0
22.1
ns
dTLHHS Delta Low to High, High Slew
0.02
0.03
0.04
ns/pF
dTLHLS Delta Low to High, Low Slew
0.05
0.06
0.07
0.09
ns/pF
dTHLHS Delta High to Low, High Slew
0.04
0.05
0.07
ns/pF
dTHLLS Delta High to Low, Low Slew
0.05
0.06
0.07
0.09
ns/pF
I/O Module – CMOS Output Timing1
tDHS
Data to Pad, High Slew
6.2
7.0
7.9
9.3
12.1
ns
tDLS
Data to Pad, Low Slew
11.7
13.1
14.9
17.5
22.8
ns
tENZHS Enable to Pad, Z to H/L, High Slew
5.2
5.9
6.6
7.8
10.1
ns
tENZLS Enable to Pad, Z to H/L, Low Slew
8.9
10.0
11.3
13.3
17.3
ns
tENHSZ Enable to Pad, H/L to Z, High Slew
7.4
8.3
9.4
11.0
14.3
ns
tENLSZ Enable to Pad, H/L to Z, Low Slew
7.4
8.3
9.4
11.0
14.3
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
10.4
12.1
13.8
17.9
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
14.5
17.4
19.3
25.1
ns
dTLHHS Delta Low to High, High Slew
0.04
0.05
0.06
0.08
ns/pF
dTLHLS Delta Low to High, Low Slew
0.07
0.08
0.09
0.11
0.14
ns/pF
dTHLHS Delta High to Low, High Slew
0.03
0.04
0.05
ns/pF
dTHLLS Delta High to Low, Low Slew
0.04
0.05
0.07
ns/pF
Notes:
1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at
相關PDF資料
PDF描述
24LC01BH-I/MS IC EEPROM 1KBIT 400KHZ 8MSOP
EP2SGX60CF780C3N IC STRATIX II GX 60K 780-FBGA
EP2S60F484I4 IC STRATIX II FPGA 60K 484-FBGA
ABC43DRAS-S734 CONN EDGECARD 86POS .100 R/A PCB
24AA08HT-I/OT IC EEPROM 8KBIT 400KHZ SOT23-5
相關代理商/技術(shù)參數(shù)
參數(shù)描述
A14V100BP-BG313C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A14V15AA-1BG208B 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family
A14V15AA-1BG208C 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family
A14V15AA-1BG208I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family
A14V15AA-1BG208M 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Accelerator Series FPGAs - ACT 3Family