Table 2-21 A1415A, A" />
參數(shù)資料
型號(hào): A14V60A-TQG176C
廠商: Microsemi SoC
文件頁(yè)數(shù): 27/90頁(yè)
文件大?。?/td> 0K
描述: IC FPGA 6K GATES 3.3V 176-TQFP
標(biāo)準(zhǔn)包裝: 40
系列: ACT™ 3
LAB/CLB數(shù): 848
輸入/輸出數(shù): 151
門數(shù): 6000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 176-LQFP
供應(yīng)商設(shè)備封裝: 176-TQFP(24x24)
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 - 25
A1415A, A14V15A Timing Characteristics (continued)
Table 2-21 A1415A, A14V15A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
Dedicated (hardwired) I/O Clock Network
–3 Speed –2 Speed –1 Speed Std. Speed 3.3 V Speed1 Units
Parameter/Description
Min. Max. Min. Max. Min. Max. Min. Max. Min.
Max.
tIOCKH
Input Low to High (pad to I/O module
input)
2.0
2.3
2.6
3.0
3.5
ns
tIOPWH
Minimum Pulse Width High
1.9
2.4
3.3
3.8
4.8
ns
tIPOWL
Minimum Pulse Width Low
1.9
2.4
3.3
3.8
4.8
ns
tIOSAPW Minimum Asynchronous Pulse Width
1.9
2.4
3.3
3.8
4.8
ns
tIOCKSW Maximum Skew
0.4
ns
tIOP
Minimum Period
4.0
5.0
6.8
8.0
10.0
ns
fIOMAX
Maximum Frequency
250
200
150
125
100
MHz
Dedicated (hardwired) Array Clock
tHCKH
Input Low to High (pad to S-module
input)
3.0
3.4
3.9
4.5
5.5
ns
tHCKL
Input High to Low (pad to S-module
input)
3.0
3.4
3.9
4.5
5.5
ns
tHPWH
Minimum Pulse Width High
1.9
2.4
3.3
3.8
4.8
ns
tHPWL
Minimum Pulse Width Low
1.9
2.4
3.3
3.8
4.8
ns
tHCKSW
Delta High to Low, Low Slew
0.3
ns
tHP
Minimum Period
4.0
5.0
6.8
8.0
10.0
ns
fHMAX
Maximum Frequency
250
200
150
125
100
MHz
Routed Array Clock Networks
tRCKH
Input Low to High (FO = 64)
3.7
4.1
4.7
5.5
9.0
ns
tRCKL
Input High to Low (FO = 64)
4.0
4.5
5.1
6.0
9.0
ns
tRPWH
Min. Pulse Width High (FO = 64)
3.3
3.8
4.2
4.9
6.5
ns
tRPWL
Min. Pulse Width Low (FO = 64)
3.3
3.8
4.2
4.9
6.5
ns
tRCKSW
Maximum Skew (FO = 128)
0.7
0.8
0.9
1.0
ns
tRP
Minimum Period (FO = 64)
6.8
8.0
8.7
10.0
13.4
ns
fRMAX
Maximum Frequency (FO = 64)
150
125
115
100
75
MHz
Clock-to-Clock Skews
tIOHCKSW I/O Clock to H-Clock Skew
0.0
1.7
0.0
1.8
0.0
2.0
0.0
2.2
0.0
3.0
ns
tIORCKSW I/O Clock to R-Clock Skew (FO = 64)
0.0
1.0
0.0
1.0
0.0
1.0
0.0
1.0
0.0
3.0
ns
tHRCKSW H-Clock to R-Clock Skew (FO = 64)
(FO = 50% maximum)
0.0
1.0
0.0
1.0
0.0
1.0
0.0
1.0
0.0
3.0
ns
Notes:
1. Delays based on 35 pF loading.
2. The –2 and –3 speed grades have been discontinued. Refer to PDN 0104, PDN 0203, PDN 0604, and PDN 1004 at
相關(guān)PDF資料
PDF描述
A14V60A-TQ176C IC FPGA 6K GATES 3.3V 176-TQFP
ASC49DRTF-S13 CONN EDGECARD 98POS .100 EXTEND
AMC49DRTF-S13 CONN EDGECARD 98POS .100 EXTEND
ASC49DREF-S13 CONN EDGECARD 98POS .100 EXTEND
170-037-173L030 CONN DB37 CRIMP MALE NICKEL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A15 制造商:Industrial Timer Company (ITC) 功能描述:Timer-Counter Display Panel
A15 14 320 制造商:Okw Enclosures 功能描述:Bulk
A-15.360MHZ-18 制造商:Raltron Electronics Corporation 功能描述:
A15/16A 制造商:MISCELLANEOUS 功能描述:
A150 功能描述:ANT A-BASE VHF 1/4 WAVE CHROME RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:- 標(biāo)準(zhǔn)包裝:1 系列:*