- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352476 > A42MX02-1PQ100B (Electronic Theatre Controls, Inc.) Line Matching Transformer; Current Rating:0A; Insertion Loss:1dB; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes; Size:0.89 x 0.812 x 0.715 in; Terminal Type:PCB Thru Hole RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | A42MX02-1PQ100B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Line Matching Transformer; Current Rating:0A; Insertion Loss:1dB; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes; Size:0.89 x 0.812 x 0.715 in; Terminal Type:PCB Thru Hole RoHS Compliant: Yes |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 10/53頁 |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX02-1PQ100B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
40MX and 42MX FPGA Families
1- 12
v6.0
JTAG Mode Activation
The JTAG test logic circuit is activated in the Designer
software by selecting Tools -> Device Selection. This
brings up the Device Selection dialog box as shown in
Figure 1-15. The JTAG test logic circuit can be enabled by
clicking the "Reserve JTAG Pins" check box. Table 5
explains the pins' behavior in either mode.
TRST Pin and TAP Controller Reset
An active reset (TRST) pin is not supported; however, MX
devices contain power-on circuitry that resets the
boundary scan circuitry upon power-up. Also, the TMS
pin is equipped with an internal pull-up resistor. This
allows the TAP controller to remain in or return to the
Test-Logic-Reset state when there is no input or when a
logical 1 is on the TMS pin. To reset the controller, TMS
must be HIGH for at least five TCK cycles.
Boundary Scan Description Language
(BSDL) File
Conforming to the IEEE Standard 1149.1 requires that
the operation of the various JTAG components be
documented. The BSDL file provides the standard format
to describe the JTAG components that can be used by
automatic test equipment software. The file includes the
instructions that are supported, instruction bit pattern,
and the boundary-scan chain order. For an in-depth
discussion on BSDL files, please refer to Actel BSDL Files
Format Description application note.
Actel BSDL files are grouped into two categories -
generic and device-specific. The generic files assign all
user I/Os as inouts. Device-specific files assign user I/Os as
inputs, outputs or inouts.
Generic files for MX devices are available on Actel's website
Figure 1-15 Device Selection Wizard
Table 5
Boundary Scan Pin Configuration and Functionality
Reserve JTAG
Checked
Unchecked
TCK
BST input; must be terminated to logical HIGH or LOW to avoid floating
User I/O
TDI, TMS
BST input; may float or be tied to HIGH
User I/O
TDO
BST output; may float or be connected to TDI of another device
User I/O
相關PDF資料 |
PDF描述 |
|---|---|
| A42MX04-1PQ100B | TRANSF 600 OHM 100MA DC TEL |
| A42MX09-1PQ100B | TRANSF 600 SPLIT PRI .75MA DC TE |
| A42MX16-1PQ100B | TRANSF 600 OHM 0MA DC TEL |
| A42MX24-1PQ100B | TRANSF 600 OHM 0MA DC TEL |
| A42MX02-1PQ100ES | TRANSF 600 OHM 90MA DC TEL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX02-1PQ100ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX02-1PQ100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX02-1PQ100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX02-1TQ100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX02-1TQ100A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復。