- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352476 > A42MX16-1CQ100I (Electronic Theatre Controls, Inc.) IC LI-ION BATT CHARGER 10-MLP PDF資料下載
參數(shù)資料
| 型號： | A42MX16-1CQ100I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | IC LI-ION BATT CHARGER 10-MLP |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 47/120頁 |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-1CQ100I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
32
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.7.2
Clock Systems and their Distribution
Figure 3-13 presents the principal clock systems in the Atmel
AVR and their distribution. All of
the clocks need not be active at a given time. In order to reduce power consumption, the clocks
to modules not being used can be halted by using different sleep modes, as described in Section
3.8 “Power Management and Sleep Modes” on page 38. The clock systems are described in
detail below.
Figure 3-13. Clock Distribution
System Clock Prescaler Output - CLK
The system clock prescaler output signal (CLK) is used as clock sources for microcontroller, and
it will affect the clock frequency of the CPU and all synchronous peripherals. CLK
I/O, CLKCPU,
and CLK
Flash are divided by a factor as shown in Table 3-10 on page 37.
CPU Clock - CLK
CPU
The CPU clock is routed to parts of the system concerned with operation of the Atmel AVR core.
Examples of such modules are the General Purpose Register File, the Status Register and the
data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing
general operations and calculations.
I/O Clock - CLK
I/O
The I/O clock is used by the majority of the I/O modules, like Timer/Counters, SPI, and Ports.
The I/O clock is also used by the External Interrupt module, but note that some external inter-
rupts are detected by asynchronous logic, allowing such interrupts to be detected even if the I/O
clock is halted.
Flash Clock - CLK
FLASH
The Flash clock controls operation of the Flash interface. The Flash clock is usually active simul-
taneously with the CPU clock.
Timer Clock Prescaler Output - CLT
The Timer clock allows the asynchronous Timer3/Counter3 to be clocked with a faster clock as
the I/O Clock (CLK
I/O). The Timer clock is usually active simultaneously with the CPU clock.
CLKI/O
Calibrated FRC
Oscillator
Calibrated SRC
Oscillator
System Prescaler
Reset Logic
Timer Clock
Prescaler
Multiplexer
General I/O
Modules
LF-Receiver
CPU Core
AVR Clock Module Unit
RAM
FRC
Timer/Counter
Flash and
EEPROM
CLT
SRC
CLKI/O
CLKFlash
CLKCPU
CLT
SCl
SCH
CLK
ECL
FRC
CL
SRC
External Clocks
SCH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-1CQ100M | IC I2C PROG PENTA ULDO 20-MLP |
| A42MX16-1PL100 | 40MX and 42MX FPGA Families |
| A42MX16-1PL100A | IC TVS BI-DIR 5V 350W SOD-323 |
| A42MX16-1PL100B | 40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-1CQ100M | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-1PL100ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。