參數(shù)資料
型號: A42MX16-2PQ160I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 40/116頁
文件大小: 3110K
代理商: A42MX16-2PQ160I
40MX and 42MX FPGA Families
40
v5.0
A40MX04 Timing Characteristics (Nominal 5.0V Operation)
(Worst-Case Commercial Conditions, V
CC
= 4.75V, T
J
= 70
°
C)
‘–
3
Speed
‘–
2
Speed
‘–
1
Speed
Std
Speed
‘–
F
Speed
Parameter Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Units
Logic Module Propagation Delays
t
PD1
Single Module
1.2
1.4
1.6
1.9
2.7
ns
t
PD2
Dual-Module Macros
2.3
3.1
3.5
4.1
5.7
ns
t
CO
Sequential Clock-to-Q
1.2
1.4
1.6
1.9
2.7
ns
t
GO
Latch G-to-Q
1.2
1.4
1.6
1.9
2.7
ns
t
RS
Logic Module Predicted Routing Delays
1
Flip-Flop (Latch) Reset-to-Q
1.2
1.4
1.6
1.9
2.7
ns
t
RD1
FO=1 Routing Delay
1.2
1.6
1.8
2.1
3.0
ns
t
RD2
FO=2 Routing Delay
1.9
2.2
2.5
2.9
4.1
ns
t
RD3
FO=3 Routing Delay
2.4
2.8
3.2
3.7
5.2
ns
t
RD4
FO=4 Routing Delay
2.9
3.4
3.9
4.5
6.3
ns
t
RD8
Logic Module Sequential Timing
2
FO=8 Routing Delay
5.0
5.8
6.6
7.8
10.9
ns
t
SUD
t
HD3
Flip-Flop (Latch) Data Input Set-Up
3.1
3.5
4.0
4.7
6.6
ns
Flip-Flop (Latch) Data Input Hold
0.0
0.0
0.0
0.0
0.0
ns
t
SUENA
Flip-Flop (Latch) Enable Set-Up
3.1
3.5
4.0
4.7
6.6
ns
t
HENA
Flip-Flop (Latch) Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
t
WCLKA
Flip-Flop (Latch) Clock Active Pulse
Width
3.3
3.8
4.3
5.0
7.0
ns
t
WASYN
Flip-Flop (Latch)
Asynchronous Pulse Width
3.3
3.8
4.3
5.0
7.0
ns
t
A
Flip-Flop Clock Input Period
4.8
5.6
6.3
7.5
10.4
ns
f
MAX
Flip-Flop (Latch) Clock Frequency
(FO = 128)
181
167
154
134
80
MHz
Notes:
1.
Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual performance.
Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
The hold time for the DFME1A macro may be greater than 0 ns. Use the Series or later Timer to check the hold time for this macro.
2.
3.
相關(guān)PDF資料
PDF描述
A42MX16-2PQ160M Field Programmable Gate Array (FPGA)
A42MX16-FPQ160 Field Programmable Gate Array (FPGA)
A42MX16-FPQ160I Field Programmable Gate Array (FPGA)
A42MX16-FPQ160M Field Programmable Gate Array (FPGA)
A42MX16-FPQ208 Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-2PQ160M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A42MX16-2PQ208 功能描述:IC FPGA MX SGL CHIP 24K 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-2PQ208I 功能描述:IC FPGA MX SGL CHIP 24K 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-2PQ208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A42MX16-2PQG100 功能描述:IC FPGA MX SGL CHIP 24K 100-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)