- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298744 > A42MX16-2VQ100ES (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號： | A42MX16-2VQ100ES |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 102/120頁 |
| 文件大小： | 854K |
| 代理商： | A42MX16-2VQ100ES |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當(dāng)前第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
82
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
If the “ATA6289” is combined with ATA5756/ATA5757 as stacked die the pins PD5/T2O1 and
PD6/T2O2 are internally bonded with the “ASK” - and “FSK” - pins of ATA5756/ATA5757
respectively, see Figure 2-2 on page 4. So you can use the SSI of the Timer2 modulator stage to
modulate the ATA5756/ATA5757 (ASK - or FSK - modulation).
The Timer2 Compare Register (T2COR) and Timer2 Input Capture Register (T2ICR) are all
16-bit registers. Special procedures must be followed when accessing the 16-bit registers.
These procedures are described in the Section 3.13.2 “Accessing 16-bit Registers” on page 70.
The Timer2 control/mode registers (T2CRA, T2CRB, T2MRA, T2MRB, T2MDR) are 8-bit regis-
ters and have no CPU access restrictions.
The comparator output is controlled by a control register (T2CRA) and contains mask bits for the
actions (counter reset, output toggle, timer interrupt) which can be triggered by a compare match
event or the counter overflow. This architecture enables the timer for various modes.
The functions of the output modulator are controlled by two registers (T2MRB, T2MDR). The SSI
transmit data buffer register (TXB) and the SSI Receive data buffer (RXB) register share the
same I/O address referred to the SSI data register (T2MDR). The modes of Timer2 operations
and also the modulator I/O pins are controlled by the T2MRB register.
Interrupt requests (shorten as Int.Req.) signals are all visible in the Timer Interrupt Flag Register
(T2IFR). All interrupts are individually masked with the Timer Interrupt Mask register (T2IMR).
The counter2 input clock (CL2) can be supplied via the I/O Clock (CLK
I/O), the external input
clock (T2I), the external input clock (T3I), the Timer0 output clock (CLK
T0), the Timer1 output
clock (CLK
T1), the Timer3 output clock (CLKT3), the output clock of the Sensor Interface Block
(SENO) or the Timer clock (CLT).
The Output Compare Registers (T2COR) is compared with the Timer/Counter value at all time.
The result of the compare can be used by the modulator stage to generate a PWM or variable
frequency output on the two selectable modulator output pins (T2O1/T2O2).
The TOP value, or maximum Timer/Counter value, can in some modes of operation be defined
by either the T2MRA Register. The Timer2 has three selectable fixed TOP values.
3.13.5.1
Definitions
The following definitions are used extensively throughout the section:
The Timer2 Compare Data Values
16-bit compare register (T2COR) data value range:
m = y +1
-->
0
≤ y ≤ 65535
Three different fixed TOP data values:
n = 0x00FF, 0x01FF or 0x03FF
Table 3-36.
Definitions
Name
Description
MAX
The counter reaches its MAXimum when it becomes 0xFFFF (decimal 65535).
TOP
The counter reaches the TOP when it becomes equal to the highest value defined by
the fixed TOP values: 0x00FF, 0x01FF, or 0x03FF. The assignment is dependent of
the mode of operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-3PQ100B | 40MX and 42MX FPGA Families |
| A42MX16-3BG100 | 40MX and 42MX FPGA Families |
| A42MX16-3PL100 | 40MX and 42MX FPGA Families |
| A42MX16-3PL100A | 40MX and 42MX FPGA Families |
| A42MX16-3PQ100A | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-2VQ100I | 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX16-2VQ100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2VQG100 | 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX16-2VQG100I | 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX16-3BG100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。