Table 2-28 A54SX32A Timing Characteristics (Worst-Case Commercial Conditions, V
參數(shù)資料
型號(hào): A54SX08A-TQG144I
廠商: Microsemi SoC
文件頁數(shù): 59/108頁
文件大?。?/td> 0K
描述: IC FPGA SX 12K GATES 144-TQFP
標(biāo)準(zhǔn)包裝: 60
系列: SX-A
LAB/CLB數(shù): 768
輸入/輸出數(shù): 113
門數(shù): 12000
電源電壓: 2.25 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
SX-A Family FPGAs
2- 34
v5.3
Table 2-28 A54SX32A Timing Characteristics
(Worst-Case Commercial Conditions, VCCA = 2.25 V, VCCI = 3.0 V, TJ = 70°C)
Parameter
Description
–3 Speed1
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
C-Cell Propagation Delays2
tPD
Internal Array Module
0.8
0.9
1.1
1.2
1.7
ns
Predicted Routing Delays3
tDC
FO
=
1
Routing
Delay,
Direct
Connect
0.1
ns
tFC
FO = 1 Routing Delay, Fast Connect
0.3
0.4
0.6
ns
tRD1
FO = 1 Routing Delay
0.3
0.4
0.5
0.6
ns
tRD2
FO = 2 Routing Delay
0.4
0.5
0.6
0.8
ns
tRD3
FO = 3 Routing Delay
0.5
0.6
0.7
0.8
1.1
ns
tRD4
FO = 4 Routing Delay
0.7
0.8
0.9
1.0
1.4
ns
tRD8
FO = 8 Routing Delay
1.2
1.4
1.5
1.8
2.5
ns
tRD12
FO = 12 Routing Delay
1.7
2.0
2.2
2.6
3.6
ns
R-Cell Timing
tRCO
Sequential Clock-to-Q
0.6
0.7
0.8
0.9
1.3
ns
tCLR
Asynchronous Clear-to-Q
0.5
0.6
0.8
1.0
ns
tPRESET
Asynchronous Preset-to-Q
0.6
0.7
0.9
1.2
ns
tSUD
Flip-Flop Data Input Set-Up
0.6
0.7
0.8
0.9
1.2
ns
tHD
Flip-Flop Data Input Hold
0.0
ns
tWASYN
Asynchronous Pulse Width
1.2
1.4
1.5
1.8
2.5
ns
tRECASYN
Asynchronous Recovery Time
0.3
0.4
0.5
0.7
ns
tHASYN
Asynchronous Removal Time
0.3
0.4
0.6
ns
tMPW
Clock Pulse Width
1.4
1.6
1.8
2.1
2.9
ns
Input Module Propagation Delays
tINYH
Input Data Pad to Y High 2.5 V
LVCMOS
0.6
0.7
0.8
0.9
1.2
ns
tINYL
Input Data Pad to Y Low 2.5 V
LVCMOS
1.2
1.3
1.5
1.8
2.5
ns
tINYH
Input Data Pad to Y High 3.3 V PCI
0.5
0.6
0.7
1.0
ns
tINYL
Input Data Pad to Y Low 3.3 V PCI
0.6
0.7
0.8
0.9
1.3
ns
tINYH
Input Data Pad to Y High 3.3 V
LVTTL
0.8
0.9
1.0
1.2
1.6
ns
tINYL
Input Data Pad to Y Low 3.3 V LVTTL
1.4
1.6
1.8
2.2
3.0
ns
Notes:
1. All –3 speed grades have been discontinued.
2. For dual-module macros, use tPD + tRD1 + tPDn , tRCO + tRD1 + tPDn , or tPD1 + tRD1 + tSUD , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual performance.
相關(guān)PDF資料
PDF描述
A54SX08A-1TQG144 IC FPGA SX 12K GATES 144-TQFP
HMM44DRYS CONN EDGECARD 88POS DIP .156 SLD
ASM10DRES CONN EDGECARD 20POS .156 EYELET
RSC49DRYS-S734 CONN EDGECARD 98POS DIP .100 SLD
RMC49DRYS-S734 CONN EDGECARD 98POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX08A-TQG208 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX-A Family FPGAs
A54SX08A-TQG208A 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX-A Automotive Family FPGAs
A54SX08A-TQG208B 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX-A Family FPGAs
A54SX08A-TQG208I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX-A Family FPGAs
A54SX08A-TQG208M 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX-A Family FPGAs