- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366309 > a8237 (Altera Corporation) programmable DMA Controller(可編程DMA控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | a8237 |
| 廠商： | Altera Corporation |
| 英文描述： | programmable DMA Controller(可編程DMA控制器) |
| 中文描述： | 可編程DMA控制器（可編程DMA的控制器） |
| 文件頁(yè)數(shù)： | 17/22頁(yè) |
| 文件大小： | 269K |
| 代理商： | A8237 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
Altera Corporation
21
a8237 Programmable DMA Controller Data Sheet
Compressed Timing
Compressed timing operation speeds the DMA transfer state machine
loop by skipping the S3 state, thereby forcing the read and write pulses to
be of equal duration (i.e., one clock cycle). This operation is enabled by
setting bit 3 of the command register. Compressed timing operation
cannot be used for memory-to-memory transfers.
Extended Timing
Extended timing operation asserts the write pulse during the S3 state,
thereby forcing the read and write pulses to be of equal duration (i.e., two
clock cycles). This operation is enabled by setting bit 5 of the command
register. Extended timing operation cannot be used for memory-to-
memory transfers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A8237 | PROGRAMMABLE DMA CONTROLLER |
| a8251 | Programmable Communications Interface(可編程通信接口) |
| a8255 | Programmable Peripheral Interface Adapter(可編程外圍接口適配器) |
| A8255 | PROGRAMMABLE PERIPHERAL INTERFACE ADAPTER |
| a8259 | Programmable Interrupt Controller(可編程中斷控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A82370-16 | 制造商:Rochester Electronics LLC 功能描述: |
| A82380-16 | 制造商:Intel 功能描述:PERIPHERAL (MULTIFUNCTION) CONTROLLER, 132 Pin, PGA |
| A82380-20 | 制造商:Rochester Electronics LLC 功能描述: |
| A82380-25 | 制造商:Rochester Electronics LLC 功能描述: |
| A82385-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Cache Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。