- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1888 > AD1853JRSZRL (Analog Devices Inc)IC DAC STEREO 192KHZ 5V 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD1853JRSZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/16頁 |
| 文件大小： | 0K |
| 描述： | IC DAC STEREO 192KHZ 5V 28SSOP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1,500 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | DSP，I²S，串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 200mW |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電流，單極 |
| 采樣率（每秒）： | 192k |
REV. A
AD1853
–9–
Table III. Digital Timing
Min
Units
tCCH
CCLK HI Pulsewidth
40
ns
tCCL
CCLK LOW Pulsewidth
40
ns
tCSU
CDATA Setup Time
10
ns
tCHD
CDATA Hold Time
10
ns
tCLL
CLATCH LOW Pulsewidth
10
ns
tCLH
CLATCH HI Pulsewidth
10
ns
SPI REGISTER DEFINITIONS
The SPI port allows flexible control of many chip parameters.
It is organized around three registers; a LEFT-CHANNEL
VOLUME register, a RIGHT-CHANNEL VOLUME register
and a CONTROL register. Each WRITE operation to the
AD1853 SPI control port requires 16 bits of serial data in
MSB-first format. The bottom two bits are used to select one
of three registers, and the top 14 bits are then written to that
register. This allows a write to one of the three registers in a
single 16-bit transaction.
The SPI CCLK signal is used to clock in the data. The incom-
ing data should change on the falling edge of this signal. At the
end of the 16 CCLK periods, the CLATCH signal should rise
to latch the data internally into the AD1853.
Register Addresses
The lowest two bits of the 16-bit input word are decoded as
follows to set the register into which the upper 14 bits will be
written.
Bit 1
Bit 0
Register
00Volume Left
10Volume Right
01Control Register
VOLUME LEFT and VOLUME RIGHT Registers
A write operation to the left or right volume registers will acti-
vate the “auto-ramp” clickless volume control feature of the
AD1853. This feature works as follows. The upper 10 bits of
the volume control word will be incremented or decremented by
1 at a rate equal to the input sample rate. The bottom 4 bits are
not fed into the auto-ramp circuit and thus take effect immedi-
ately. This arrangement gives a worst-case ramp time of about
1024/FS for step changes of more than 60 dB, which has been
determined by listening tests to be optimal in terms of pre-
venting the perception of a “click” sound on large volume
changes. See Figure 8 for a graphical description of how the
volume changes as a function of time.
The 14-bit volume control word is used to multiply the signal,
and therefore the control characteristic is linear, not dB. A con-
stant dB/step characteristic can be obtained by using a lookup
table in the microprocessor that is writing to the SPI port.
20ms
TIME
–60
0
LEVEL
–
dB
VOLUME REQUEST REGISTER
ACTUAL VOLUME REGISTER
Figure 8. Smooth Volume Control
相關PDF資料 |
PDF描述 |
|---|---|
| AD1854JRSZRL | IC DAC STEREO 96KHZ 5V 28SSOP |
| AD1859JRZ-RL | IC DAC STEREO SGL SUPP 5V 28SOIC |
| AD1866RZ-REEL | IC DAC AUDIO DUAL SGL 16SOIC |
| AD1928YSTZ | IC CODEC 2ADC 8DAC W/PLL 48LQFP |
| AD1933WBSTZ-RL | IC DAC 24BIT SRL/SPI 64LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD1854 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Stereo, 96 kHz, Multibit DAC |
| AD1854JRS | 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:STEREO,96KHZ, MULTIBIT SIGMA DELTA DAC - Bulk |
| AD1854JRSRL | 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP T/R 制造商:Rochester Electronics LLC 功能描述:STEREO,96KHZ, MULTIBIT SIGMA DELTA DAC - Bulk |
| AD1854JRSZ | 功能描述:IC DAC STEREO 96KHZ 5V 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD1854JRSZRL | 功能描述:IC DAC STEREO 96KHZ 5V 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。