- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8585 > AD420AR-32 (Analog Devices Inc)IC DAC SRL 16BIT 24-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD420AR-32 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC SRL 16BIT 24-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 31 |
| 設(shè)置時(shí)間： | 2.5µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 176mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電流，雙極 |
| 采樣率（每秒）： | 400 |
AD420
Rev. H | Page 7 of 16
TIMING REQUIREMENTS
CLOCK
DATA IN
CLOCK
DATA IN
(INTERNALLY GENERATED LATCH)
EXPANDED TIME VIEW BELOW
CLOCK COUNTER STARTS HERE
CONFIRM START BIT
SAMPLE BIT 15
START BIT
DATA BIT 15
BIT 14
EXPANDED TIME VIEW BELOW
CLOCK
DATA IN
01
012
8
16
24
00
1
ST
A
R
T
BI
T
ST
OP BI
T
N
EXT
ST
A
R
T
BI
T
BI
T
13
TO
B
IT
1
BI
T
15
BI
T
14
BI
T
0
tADW
tADS
tADH
tACH
tACL
tACK
00
49
4-
0
04
TA = 40°C to +85°C, VCC = +12 V to +32 V.
THREE-WIRE INTERFACE
CLOCK
DATA IN
LATCH
DATA OUT
CLOCK
DATA IN
LATCH
DATA OUT
WORD “N”
WORD “N + 1”
WORD “N – 1”
WORD “N”
101 1 0 0 1
1
00
1 1
111 0 0
0 0
11
01
(MSB
)
B15
(L
S
B
)
B15
B14
B13
B12
B14
B13
B12
B1
1
B10
B1
4
B1
5
B1
3
B1
2
B8
B7
B3
B2
B1
B0
B9
B5
B4
B6
tCK
tCL
tCH
tDW
tLD
tLL
tLH
tSD
tDS
tDH
0
049
4-
00
3
Figure 4. Timing Diagram for Asynchronous Interface
Figure 3. Timing Diagram for 3-Wire Interface
Table 6. Timing Specifications for Asynchronous Interface
Parameter
Label
Limit
Units
Asynchronous Clock Period
tACK
400
ns min
Asynchronous Clock Low Time
tACL
50
ns min
Asynchronous Clock High Time
tACH
150
ns min
Data Stable Width (Critical Clock Edge)
tADW
300
ns min
Data Setup Time (Critical Clock Edge)
tADS
60
ns min
Data Hold Time (Critical Clock Edge)
tADH
20
ns min
Clear Pulse Width
tCLR
50
ns min
Table 5. Timing Specification for 3-Wire Interface
Parameter
Label
Limit
Units
Data Clock Period
tCK
300
ns min
Data Clock Low Time
tCL
80
ns min
Data Clock High Time
tCH
80
ns min
Data Stable Width
tDW
125
ns min
Data Setup Time
tDS
40
ns min
Data Hold Time
tDH
5
ns min
Latch Delay Time
tLD
80
ns min
Latch Low Time
tLL
80
ns min
Latch High Time
tLH
80
ns min
Serial Output Delay Time
tSD
225
ns max
Clear Pulse Width
tCLR
50
ns min
ASYNCHRONOUS INTERFACE
Note that in the timing diagram for asynchronous mode oper-
ation each data word is framed by a START (0) bit and a STOP
(1) bit. The data timing is with respect to the rising edge of the
CLOCK at the center of each bit cell. Bit cells are 16 clocks
long, and the first cell (the START bit) begins at the first clock
following the leading (falling) edge of the START bit. Thus, the
MSB (D15) is sampled 24 clock cycles after the beginning of
the START bit, D14 is sampled at clock number 40, and so on.
During any dead time before writing the next word the DATA
IN pin must remain at Logic 1.
THREE-WIRE INTERFACE FAST EDGES ON DIGITAL
INPUT
With a fast rising edge (<10 ns) on one of the serial inputs
(CLOCK, DATA IN, LATCH) while another input is logic high,
the part may be triggered into a test mode and the contents of
the data register may become corrupted, which may result in
the output being loaded with an incorrect value. If fast edges are
expected on the digital input lines, it is recommended that the
latch line remain at Logic 0 during serial loading of the DAC.
Similarly, the clock line should remain low during updates of
the DAC via the latch pin. Alternatively, the addition of small
value capacitors on the digital lines will slow down the edge.
The DAC output updates when the STOP bit is received. In
the case of a framing error (the STOP bit sampled as a 0) the
AD420 will output a pulse at the DATA OUT pin one clock
period wide during the clock period subsequent to sampling
the STOP bit. The DAC output will not update if a framing
error is detected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT6553CGN#PBF | IC AMP TRPL VIDEO GAIN2 16-SSOP |
| AD660ARZ-REEL | IC DAC 16BIT MONO W/VREF 24-SOIC |
| AD817AN | IC OPAMP HS LP 8-DIP |
| AD7537KR-REEL | IC DAC 12BIT DUAL MULT 24-SOIC |
| LT1227CN8#PBF | IC VIDEO CURRNT FEEDBCK AMP 8DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD420AR-32 | 制造商:Analog Devices 功能描述:SEMICONDUCTORSLINEAR |
| AD420AR-32-REEL | 功能描述:IC DAC SNGL 16BIT 24-SOIC T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD420ARZ-32 | 功能描述:IC DAC SRL 16BIT 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD420ARZ-32-REEL | 功能描述:IC DAC SERIAL INPUT 16BIT 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD421 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Loop-Powered 4 mA to 20 mA DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。