參數(shù)資料
型號(hào): AD420AR-32
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 16/16頁(yè)
文件大?。?/td> 0K
描述: IC DAC SRL 16BIT 24-SOIC
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 31
設(shè)置時(shí)間: 2.5µs
位數(shù): 16
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
功率耗散(最大): 176mW
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 管件
輸出數(shù)目和類(lèi)型: 2 電流,雙極
采樣率(每秒): 400
AD420
Rev. H | Page 9 of 16
THEORY OF OPERATION
The AD420 uses a sigma-delta (Σ-Δ) architecture to carry out
the digital-to-analog conversion. This architecture is particularly
well suited for the relatively low bandwidth requirements of the
industrial control environment because of its inherent
monotonicity at high resolution.
In the AD420 a second order modulator is used to keep com-
plexity and die size to a minimum. The single bit stream from
the modulator controls a switched current source that is then
filtered by two, continuous time resistor-capacitor sections.
The capacitors are the only external components that have to be
added for standard current-out operation. The filtered current
is amplified and mirrored to the supply rail so that the application
simply sees a 4 mA–20 mA, 0 mA–20 mA, or 0 mA–24 mA
current source output with respect to ground. The AD420
is manufactured on a BiCMOS process that is well suited to
implementing low voltage digital logic with high performance
and high voltage analog circuitry.
The AD420 can also provide a voltage output instead of a current
loop output if desired. The addition of a single external amplifier
allows the user to obtain 0 V–5 V, 0 V–10 V, ±5 V, or ±10 V.
The AD420 has a loop fault detection circuit that warns if the
voltage at IOUT attempts to rise above the compliance range, due
to an open-loop circuit or insufficient power supply voltage. The
FAULT DETECT is an active low open drain signal so that one
can connect several AD420s together to one pull-up resistor for
global error detection. The pull-up resistor can be tied to the
VLL pin, or an external +5 V logic supply.
The IOUT current is controlled by a PMOS transistor and an
internal amplifier as shown in the functional block diagram.
The internal circuitry that develops the fault output avoids
using a comparator with window limits since this would require
an actual output error before the FAULT DETECT output
becomes active. Instead, the signal is generated when the
internal amplifier in the output stage of the AD420 has less than
approximately one volt remaining of drive capability (when
the gate of the output PMOS transistor nearly reaches ground).
Thus the FAULT DETECT output activates slightly before the
compliance limit is reached. Since the comparison is made
within the feedback loop of the output amplifier, the output
accuracy is maintained by its open-loop gain, and no output
error occurs before the fault detect output becomes active.
The 3-wire digital interface, comprising DATA IN, CLOCK,
and LATCH, interfaces to all commonly used serial micropro-
cessors without the addition of any external glue logic. Data is
loaded into an input register under control of CLOCK and is
loaded to the DAC when LATCH is strobed. If a user wants to
minimize the number of galvanic isolators in an intrinsically
safe application, the AD420 can be configured to run in
asynchronous mode. This mode is selected by connecting the
LATCH pin to VCC through a current limiting resistor. The data
must then be combined with a start and stop bit to frame the
information and trigger the internal LATCH signal.
FAULT
DETECT
IOUT
BOOST
40
1.25k
4k
VOUT
OFFSET
TRIM
CAP 1 CAP 2
GND
VLL
VCC
REF OUT
REF IN
DATA OUT
CLEAR
LATCH
CLOCK
DATA IN
RANGE
SELECT 1
RANGE
SELECT 2
AD420
REFERENCE
DATA I/P
REGISTER
SWITCHED
CURRENT
SOURCES
AND
FILTERING
CLOCK
16-BIT
DAC
00
49
4-
00
5
2
19
23
18
17
3
21
11
20
16
14
15
10
6
7
8
9
5
4
Figure 5. Functional Block Diagram
相關(guān)PDF資料
PDF描述
LT6553CGN#PBF IC AMP TRPL VIDEO GAIN2 16-SSOP
AD660ARZ-REEL IC DAC 16BIT MONO W/VREF 24-SOIC
AD817AN IC OPAMP HS LP 8-DIP
AD7537KR-REEL IC DAC 12BIT DUAL MULT 24-SOIC
LT1227CN8#PBF IC VIDEO CURRNT FEEDBCK AMP 8DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD420AR-32 制造商:Analog Devices 功能描述:SEMICONDUCTORSLINEAR
AD420AR-32-REEL 功能描述:IC DAC SNGL 16BIT 24-SOIC T/R RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC(J 形引線(xiàn)) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD420ARZ-32 功能描述:IC DAC SRL 16BIT 24-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類(lèi)型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD420ARZ-32-REEL 功能描述:IC DAC SERIAL INPUT 16BIT 24SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC(J 形引線(xiàn)) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD421 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Loop-Powered 4 mA to 20 mA DAC