- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9012 > AD5301BRTZ-500RL7 (Analog Devices Inc)IC DAC 8BIT 2WIRE I2C SOT23-6 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5301BRTZ-500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 8BIT 2WIRE I2C SOT23-6 |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 6µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 1.4mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-6 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-6 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸出數(shù)目和類(lèi)型： | 1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | 167k |
| 產(chǎn)品目錄頁(yè)面： | 781 (CN2011-ZH PDF) |
| 其它名稱(chēng)： | AD5301BRTZ500RLDKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD5301/AD5311/AD5321
Rev. B | Page 14 of 24
SERIAL INTERFACE
2-WIRE SERIAL BUS
The AD5301/AD5311/AD5321 are controlled via an I2C-
compatible serial bus. The DACs are connected to this bus
as slave devices (no clock is generated by the AD5301/AD5311/
AD5321 DACs).
The AD5301/AD5311/AD5321 has a 7-bit slave address. In
the case of the 6-lead device, the six MSBs are 000110 and the
LSB is determined by the state of the A0 pin. In the case of the
8-lead device, the five MSBs are 00011 and the two LSBs are
determined by the state of the A0 and A1 pins. A1 and A0
allow the user to use up to four of these DACs on one bus.
The 2-wire serial bus protocol operates as follows:
1.
The master initiates data transfer by establishing a start
condition, which is when a high-to-low transition on the
SDA line occurs while SCL is high. The following byte is
the address byte that consists of the 7-bit slave address
followed by an R/W bit (this bit determines whether data
is read from or written to the slave device).
The slave whose address corresponds to the transmitted
address responds by pulling the SDA line low during the
ninth clock pulse (this is termed the acknowledge bit). At
this stage, all other devices on the bus remain idle while the
selected device waits for data to be written to or read from
its serial register. If the R/W bit is high, the master reads
from the slave device. However, if the R/W bit is low, the
master writes to the slave device.
2.
Data is transmitted over the serial bus in sequences of nine
clock pulses (eight data bits followed by an acknowledge
bit). The transitions on the SDA line must occur during
the low period of SCL and remain stable during the high
period of SCL.
3.
When all data bits have been read or written, a stop con-
dition is established by the master. A stop condition is
defined as a low-to-high transition on the SDA line while
SCL is high. In write mode, the master pulls the SDA line
high during the 10th clock pulse to establish a stop condi-
tion. In read mode, the master issues a no acknowledge for
the ninth clock pulse (that is, the SDA line remains high).
The master then brings the SDA line low before the 10th
clock pulse and then high during the 10th clock pulse to
establish a stop condition.
In the case of the AD5301/AD5311/AD5321, a write operation
contains two bytes whereas a read operation may contain one or
of the serial interface.
A repeated write function gives the user flexibility to update the
DAC output a number of times after addressing the part only
once. During the write cycle, each multiple of two data bytes
updates the DAC output. For example, after the DAC acknowl-
edges its address byte, and receives two data bytes; the DAC
output updates after the two data bytes, if another two data
bytes are written to the DAC while it is still the addressed slave
device. These data bytes also cause an output update. A repeat
read of the DAC is also allowed.
INPUT SHIFT REGISTER
and Figure 28 illustrate the contents of the input shift register
for each part. Data is loaded into the device as a 16-bit word
under the control of a serial clock input, SCL. The timing
diagram for this operation is shown in Figure 2. The 16-bit
word consists of four control bits followed by 8/10/12 bits of
data, depending on the device type. MSB (Bit 15) is loaded first.
The first two bits are don’t cares. The next two are control bits
that control the mode of operation of the device (normal mode
or any one of three power-down modes). See the Power-Down
Modes section for a complete description. The remaining bits
are left justified DAC data bits, starting with the MSB and
ending with the LSB.
XX
XXXX
DB0 (LSB)
DB15 (MSB)
DATA BITS
PD1
PD0
D7
D6
D5
D4
D3
D2
D1
D0
0
09
27
-0
26
Figure 26. AD5301 Input Shift Register Contents
DB0 (LSB)
DB15 (MSB)
D7
D8
D6
D5
X
D1
D0
X
PD1
PD0
D9
D4
D3
D2
DATA BITS
0
09
27
-0
37
Figure 27. AD5311 Input Shift Register Contents
DATA BITS
DB0 (LSB)
DB15 (MSB)
X
PD1
PD0
D11
D10
D9
D8
D7
D6
D4
D5
D3
D2
D1
D0
00
92
7
-03
8
Figure 28. AD5321 Input Shift Register Contents
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3452W36-15PY | CONN RCPT 35POS BOX MNT W/PINS |
| MS3452W36-15P | CONN RCPT 35POS BOX MNT W/PINS |
| VE-J50-MZ-F3 | CONVERTER MOD DC/DC 5V 25W |
| MS3452L36-15P | CONN RCPT 35POS BOX MNT W/PINS |
| VE-J50-MZ-F2 | CONVERTER MOD DC/DC 5V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5301BRTZ-500RL71 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 120 ??A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs |
| AD5301BRTZ-REEL | 功能描述:IC DAC 8BIT 2WIRE I2C SOT23-6 RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:* 采樣率（每秒）:* |
| AD5301BRTZ-REEL1 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 120 ??A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs |
| AD5301BRTZ-REEL7 | 功能描述:IC DAC 8BIT 2WIRE I2C SOT23-6 RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計(jì)資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時(shí)間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
| AD5301BRTZ-REEL71 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 120 ??A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。