- 您現在的位置：買賣IC網 > PDF目錄373877 > AD5343 (Analog Devices, Inc.) 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs PDF資料下載
參數資料
| 型號： | AD5343 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs |
| 中文描述： | 2.5 V至5.5 V，115微安，并行接口單電壓輸出DAC的8-/10-/12-Bit |
| 文件頁數： | 9/20頁 |
| 文件大?。?/td> | 274K |
| 代理商： | AD5343 |
REV. 0
AD5332/AD5333/AD5342/AD5343
–
9
–
TERMINOLOGY
RELATIVE ACCURACY
For the DAC, Relative Accuracy or Integral Nonlinearity (INL)
is a measure of the maximum deviation, in LSBs, from a straight
line passing through the actual endpoints of the DAC transfer
function. Typical INL versus Code plot can be seen in Figures
5, 6, and 7.
DIFFERENTIAL NONLINEARITY
Differential Nonlinearity (DNL) is the difference between the
measured change and the ideal 1 LSB change between any two
adjacent codes. A specified differential nonlinearity of
±
1 LSB
maximum ensures monotonicity. This DAC is guaranteed mono-
tonic by design. Typical DNL versus Code plot can be seen in
Figures 8, 9, and 10.
OFFSET ERROR
This is a measure of the offset error of the DAC and the output
amplifier. It is expressed as a percentage of the full-scale range.
If the offset voltage is positive, the output voltage will still be
positive at zero input code. This is shown in Figure 3. Because
the DACs operate from a single supply, a negative offset cannot
appear at the output of the buffer amplifier. Instead, there will
be a code close to zero at which the amplifier output saturates
(amplifier footroom). Below this code there will be a deadband
over which the output voltage will not change. This is illustrated
in Figure 4.
GAIN ERROR
This is a measure of the span error of the DAC (including any
error in the gain of the buffer amplifier). It is the deviation in
slope of the actual DAC transfer characteristic from the ideal
expressed as a percentage of the full-scale range. This is illus-
trated in Figure 2.
DAC CODE
POSITIVE
GAIN ERROR
NEGATIVE
GAIN ERROR
OUTPUT
VOLTAGE
ACTUAL
IDEAL
Figure 2. Gain Error
DAC CODE
POSITIVE
OFFSET
OUTPUT
VOLTAGE
GAIN ERROR
AND
OFFSET
ERROR
ACTUAL
IDEAL
Figure 3. Positive Offset Error and Gain Error
OUTPUT
VOLTAGE
DAC CODE
NEGATIVE
OFFSET
GAIN ERROR
AND
OFFSET
ERROR
AMPLIFIER
FOOTROOM
(~1mV)
NEGATIVE
OFFSET
DEADBAND CODES
ACTUAL
IDEAL
Figure 4. Negative Offset Error and Gain Error
相關PDF資料 |
PDF描述 |
|---|---|
| AD5343BRU | Dual 12-bit 65MSPS ADC with serialized LVDS Output 48-VQFN -40 to 85 |
| AD5334BRU | 2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs |
| AD5327 | Dual-Channel 14bit, 65MSPS Analog-to-Digital Converter 80-HTQFP -40 to 85 |
| AD5338 | 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs |
| AD5337BRM | 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD5343BRU | 制造商:Analog Devices 功能描述:DAC 2-CH Resistor-String 12-bit 20-Pin TSSOP 制造商:Analog Devices 功能描述:12BIT DAC DUAL SMD 5343 TSSOP20 |
| AD5343BRU-REEL | 制造商:Analog Devices 功能描述:DAC 2-CH Resistor-String 12-bit 20-Pin TSSOP T/R |
| AD5343BRU-REEL7 | 制造商:Analog Devices 功能描述:DAC 2-CH Resistor-String 12-bit 20-Pin TSSOP T/R |
| AD5343BRUZ | 功能描述:IC DAC 12BIT DUAL VOUT 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數:12 數據接口:串行 轉換器數目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數目和類型:2 電壓，單極 采樣率（每秒）:* 產品目錄頁面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復。