I2C SERIAL INTERFACE TIMING DVDD = 2.7 " />
參數(shù)資料
型號: AD5381BSTZ-5-REEL
廠商: Analog Devices Inc
文件頁數(shù): 2/40頁
文件大?。?/td> 0K
描述: IC DAC 12BIT 40CH 5V 100-LQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
產(chǎn)品變化通告: AD5381,3 Redesign Change 24/Oct/2011
設(shè)計資源: 40 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5381 (CN0010)
AD5381 Channel Monitor Function (CN0013)
標(biāo)準(zhǔn)包裝: 1
設(shè)置時間: 6µs
位數(shù): 12
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 40
電壓電源: 單電源
功率耗散(最大): 80mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-LQFP(14x14)
包裝: 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類型: 40 電壓,單極
采樣率(每秒): 167k
其它名稱: AD5381BSTZ-5-REELDKR
AD5381
Data Sheet
Rev. D | Page 10 of 40
I2C SERIAL INTERFACE TIMING
DVDD = 2.7 V to 5.5 V; AVDD = 4.5 V to 5.5 V or 2.7 V to 3.6 V; AGND = DGND = 0 V; all specifications T
MIN to TMAX,
unless otherwise noted.
Table 6.
Parameter 1, 2
Limit at T
MIN, TMAX
Unit
Description
F
SCL
400
kHz max
SCL clock frequency
t
1
2.5
s min
SCL cycle time
t
2
0.6
s min
t
HIGH, SCL high time
t
3
1.3
s min
t
LOW, SCL low time
t
4
0.6
s min
t
HD,STA, start/repeated start condition hold time
t
5
100
ns min
t
SU,DAT, data setup time
0.9
s max
t
HD,DAT, data hold time
0
s min
t
HD,DAT, data hold time
t
7
0.6
s min
t
SU,STA, setup time for repeated start
t
8
0.6
s min
t
SU,STO, stop condition setup time
t
9
1.3
s min
t
BUF, bus free time between a STOP and a START condition
t
10
300
ns max
t
R, rise time of SCL and SDA when receiving
0
ns min
t
R, rise time of SCL and SDA when receiving (CMOS compatible)
t
11
300
ns max
t
F, fall time of SDA when transmitting
0
ns min
t
F, fall time of SDA when receiving (CMOS compatible)
300
ns max
t
F, fall time of SCL and SDA when receiving
20 + 0.1 C
ns min
t
F, fall time of SCL and SDA when transmitting
C
b
400
pF max
Capacitive load for each bus line
1 Guaranteed by design and characterization, not production tested.
3 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the V
IH min of the SCL signal) in order to bridge the undefined region of
SCL’s falling edge.
4 C
b is the total capacitance, in pF, of one bus line. tR and tF are measured between 0.3 DVDD and 0.7 DVDD.
START
CONDITION
REPEATED
START
CONDITION
STOP
CONDITION
t9
t3
t1
t11
t4
t10
t4
t5
t7
t6
t8
t2
SDA
SCL
03732-006
Figure 6. I2C-Compatible Serial Interface Timing Diagram
相關(guān)PDF資料
PDF描述
DAC8412FPC IC DAC 12BIT QUAD READBK 28-PLCC
VI-JWP-MZ-B1 CONVERTER MOD DC/DC 13.8V 25W
VE-B1V-MU-S CONVERTER MOD DC/DC 5.8V 200W
VI-JWM-MZ-B1 CONVERTER MOD DC/DC 10V 25W
VE-B1N-MU-S CONVERTER MOD DC/DC 18.5V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5382BST-3 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk
AD5382BST-3-REEL 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP T/R
AD5382BST-5 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32-CHN 5V SINGLE SUPPLY 14-BIT VOUT I.C. - Bulk
AD5382BST-5-REEL 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP T/R
AD5382BSTZ-3 功能描述:IC DAC 14BIT 32CHAN 3V 100LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*