參數資料
| 型號： | AD5382BSTZ-3 |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 21/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 32CHAN 3V 100LQFP |
| 產品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 產品變化通告： | Redesign Change 28/Oct/2011 |
| 設計資源： | 32 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5382 (CN0011) AD5382 Channel Monitor Function (CN0012) |
| 標準包裝： | 1 |
| 設置時間： | 8µs |
| 位數： | 14 |
| 數據接口： | 串行，并聯(lián) |
| 轉換器數目： | 32 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 65mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
| 輸出數目和類型： | 32 電壓，單極 |
| 采樣率（每秒）： | 125k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD5382
Data Sheet
Rev. C | Page 28 of 40
I2C SERIAL INTERFACE
The AD5382 features an I2C-compatible 2-wire interface
consisting of a serial data line (SDA) and a serial clock line
(SCL). SDA and SCL facilitate communication between the
AD5382 and the master at rates up to 400 kHz. Figure 6 shows
the 2-wire interface timing diagrams that incorporate three
different modes of operation. In selecting the I2C operating
mode, first configure serial operating mode (SER/PAR = 1)
and then select I2C mode by configuring the SPI/I2C pin to a
Logic 1. The device is connected to the I2C bus as a slave device
(no clock is generated by the AD5382). The AD5382 has a 7-bit
slave address, 1010 1AD1AD0. The 5 MSB are hard-coded and
the 2 LSB are determined by the state of the AD1 and AD0 pins.
The facility to hardware configure AD1 and AD0 allows four of
these devices to be configured on the bus.
I2C Data Transfer
One data bit is transferred during each SCL clock cycle. The
data on SDA must remain stable during the high period of the
SCL clock pulse. Changes in SDA while SCL is high are control
signals that configure start and stop conditions. Both SDA and
SCL are pulled high by the external pull-up resistors when the
I2C bus is not busy.
Start and Stop Conditions
A master device initiates communication by issuing a start
condition. A start condition is a high-to-low transition on SDA
with SCL high. A stop condition is a low-to-high transition on
SDA while SCL is high. A start condition from the master
signals the beginning of a transmission to the AD5382. The stop
condition frees the bus. If a repeated start condition (Sr) is
generated instead of a stop condition, the bus remains active.
Repeated Start Conditions
A repeated start (Sr) condition can indicate a change of data
direction on the bus. Sr may be used when the bus master is
writing to several I2C devices and wants to maintain control of
the bus.
Acknowledge Bit (ACK)
The acknowledge bit (ACK) is the ninth bit attached to any
8-bit data-word. ACK is always generated by the receiving
device. The AD5382 devices generate an ACK when receiving
an address or data by pulling SDA low during the ninth clock
period. Monitoring ACK allows detection of unsuccessful data
transfers. An unsuccessful data transfer occurs if a receiving
device is busy or if a system fault has occurred. In the event of
an unsuccessful data transfer, the bus master should reattempt
communication.
AD5382 Slave Addresses
A bus master initiates communication with a slave device by
issuing a start condition followed by the 7-bit slave address.
When idle, the AD5382 waits for a start condition followed by
its slave address. The LSB of the address word is the Read/ Write
(R/W) bit. The AD5382 is a receive-only device; when
communicating with the AD5382, R/W = 0. After receiving the
proper address 1010 1AD1AD0, the AD5382 issues an ACK by
pulling SDA low for one clock cycle.
The AD5382 has four different user-programmable addresses
determined by the AD1 and AD0 bits.
Write Operation
Data can be written to the AD5382 DAC in three specific
modes.
4-Byte Mode
When writing to the AD5382 DACs, the user must begin with
an address byte (R/W = 0) after which the DAC acknowledges
that it is prepared to receive data by pulling SDA low. The
address byte is followed by the pointer byte; this addresses the
specific channel in the DAC to be addressed and is also
acknowledged by the DAC. Two bytes of data are then written
to the DAC, as shown in Figure 30. A stop condition follows.
This allows the user to update a single channel within the
AD5382 at anytime and requires four bytes of data to be
transferred from the master.
3-Byte Mode
In 3-byte mode, the user can update more than one channel in
a write sequence without having to write the device address
byte each time. The device address byte is required only once;
subsequent channel updates require the pointer byte and the
data bytes. In 3-byte mode, the user begins with an address byte
(R/W = 0), after which the DAC acknowledges that it is
prepared to receive data by pulling SDA low. The address byte
is followed by the pointer byte. This addresses the specific
channel in the DAC to be addressed and is also acknowledged
by the DAC. This is then followed by the two data bytes. REG1
and REG0 determine the register to be updated.
If a stop condition does not follow the data bytes, another
channel can be updated by sending a new pointer byte followed
by the data bytes. This mode requires only three bytes to be sent
to update any channel once the device is initially addressed, and
reduces the software overhead in updating the AD5382
channels. A stop condition at any time exits this mode.
Figure 31 shows a typical configuration.
相關PDF資料 |
PDF描述 |
|---|---|
| AD5390BCPZ-5 | IC DAC 14BIT 16CHAN 5V 64LFCSP |
| AD5398ABCBZ-REEL | IC DAC 10BIT CURRENT-SINK 9WLCSP |
| AD5405YCPZ-REEL7 | IC DAC DUAL 12BIT MULT 40LFCSP |
| AD5415YRU | IC DAC DUAL 12BIT MULT 24-TSSOP |
| AD5421CREZ | IC DAC 16BIT SPI/SRL 28TSSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD5382BSTZ-5 | 功能描述:IC DAC 14BIT 32CH 5V 100-LQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數:8 數據接口:串行 轉換器數目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5383BST | 制造商:Analog Devices 功能描述:- Bulk |
| AD5383BST-3 | 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述: |
| AD5383BST-5 | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32-CHN 5V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk |
| AD5383BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復。