- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8579 > AD5391BCPZ-5-REEL (Analog Devices Inc)IC DAC 12BIT 16CHAN 5V 64-LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5391BCPZ-5-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT 16CHAN 5V 64-LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | AD5390/1/2 Redesign Change 16/May/2012 |
| 設(shè)計(jì)資源： | 8 to 16 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5390/1/2 (CN0029) AD5390/91/92 Channel Monitor Function (CN0030) |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 設(shè)置時(shí)間： | 6µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 16 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 35mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 16 電壓，單極 |
| 采樣率（每秒）： | 167k |
| 配用： | EVAL-AD5391EBZ-ND - BOARD EVALUATION FOR AD5391 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5390/AD5391/AD5392
Data Sheet
Rev. E | Page 18 of 44
TERMINOLOGY
Relative Accuracy or Endpoint Linearity (INL)
A measure of the maximum deviation from a straight line
passing through the endpoints of the DAC transfer function.
It is measured after adjusting for zero-scale error and full-scale
error and is expressed in least significant bits (LSBs).
Differential Nonlinearity (DNL)
The difference between the measured change and the ideal
1 LSB change between any two adjacent codes. A specified
differential nonlinearity of 1 LSB maximum ensures mono-
tonicity.
Zero-Scale Error
The error in the DAC output voltage when all 0s are loaded
into the DAC register. Ideally, with all 0s loaded to the DAC
and m = all 1s, c = 2n1, VOUT(Zero-Scale) = 0 V.
Zero-scale error is a measure of the difference between VOUT
(actual) and VOUT (ideal) expressed in mV. It is mainly caused
by offsets in the output amplifier.
Offset Error
A measure of the difference between VOUT (actual) and VOUT
(ideal) expressed in mV in the linear region of the transfer
function. Offset error is measured on the AD539x-5 with code
32 loaded in the DAC register and with code 64 loaded in the
DAC register on the AD539x-3.
Gain Error
The deviation in slope of the DAC transfer characteristic from
ideal and is expressed in % FSR with the DAC output unloaded.
Gain error is specified in the linear region of the output range
between VOUT = 10 mV and VOUT = AVDD 50 mV.
DC Crosstalk
The dc change in the output level of one DAC at midscale in
response to a full-scale code (all 0s to all 1s and vice versa) and
the output change of all other DACs. It is expressed in LSBs.
DC Output Impedance
The effective output source resistance. It is dominated by
package lead resistance.
Output Voltage Settling Time
The amount of time it takes for the output of a DAC to settle
to a specified level for a to full-scale input change. It is
measured from the rising edge of BUSY.
Digital-to-Analog Glitch Energy
The amount of energy injected into the analog output at the
major code transition. It is specified as the area of the glitch in
nV-s. It is measured by toggling the DAC register data between
0x1FFF and 0x2000.
DAC-to-DAC Crosstalk
The glitch impulse that appears at the output of one DAC due to
both the digital change and subsequent analog output change at
another DAC. The victim channel is loaded with midscale, and
DAC-to-DAC crosstalk is specified in nV-s.
Digital Crosstalk
The glitch impulse transferred to the output of one converter
due to a change in the DAC register code of another converter
is defined as the digital crosstalk and is specified in nV-s.
Digital Feedthrough
When the device is not selected, high frequency logic activity
on the device’s digital inputs can be capacitively coupled both
across and through the device to show up as noise on the VOUT
pins. It can also be coupled along the supply and ground lines.
This noise is digital feedthrough.
Output Noise Spectral Density
This is a measure of internally generated random noise. Random
noise is characterized as a spectral density (voltage per √Hz).
It is measured by loading all DACs to midscale and measuring
noise at the output. It is measured in nV/(Hz)1/2 in a 1 Hz
bandwidth at 10 kHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-25D-MY-B1 | CONVERTER MOD DC/DC 85V 50W |
| VE-25B-MY-B1 | CONVERTER MOD DC/DC 95V 50W |
| VI-BNF-MY-B1 | CONVERTER MOD DC/DC 72V 50W |
| VI-BND-MY-B1 | CONVERTER MOD DC/DC 85V 50W |
| VI-BNB-MY-B1 | CONVERTER MOD DC/DC 95V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5391BCPZ-5-REEL7 | 功能描述:IC DAC 12BIT 16CHAN 5V 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5391BST-3 | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-CHN 3V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk |
| AD5391BST-3-REEL | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP T/R |
| AD5391BST-5 | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-CHN 5V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12BIT DAC 16CH 5V 5391 LQFP52 |
| AD5391BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。