參數(shù)資料
型號(hào): AD5391BCPZ-5-REEL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 3/44頁(yè)
文件大小: 0K
描述: IC DAC 12BIT 16CHAN 5V 64-LFCSP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
產(chǎn)品變化通告: AD5390/1/2 Redesign Change 16/May/2012
設(shè)計(jì)資源: 8 to 16 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5390/1/2 (CN0029)
AD5390/91/92 Channel Monitor Function (CN0030)
標(biāo)準(zhǔn)包裝: 2,500
設(shè)置時(shí)間: 6µs
位數(shù): 12
數(shù)據(jù)接口: I²C,串行
轉(zhuǎn)換器數(shù)目: 16
電壓電源: 單電源
功率耗散(最大): 35mW
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
輸出數(shù)目和類(lèi)型: 16 電壓,單極
采樣率(每秒): 167k
配用: EVAL-AD5391EBZ-ND - BOARD EVALUATION FOR AD5391
Data Sheet
AD5390/AD5391/AD5392
Rev. E | Page 11 of 44
TIMING CHARACTERISTICS
SERIAL SPI-, QSPI-, MICROWIRE-, AND DSP-COMPATIBLE INTERFACE
DVDD = 2 V to 5.5 V; AVDD = 2.7 V to 5.5 V; AGND = DGND = 0 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 6. 3-Wire Serial Interface1
Parameter2, 3
Limit at TMIN, TMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
13
ns min
24th SCLK falling edge to SYNC falling edge
33
ns min
Minimum SYNC low time
t7
10
ns min
Minimum SYNC high time
t7
50
ns min
Minimum SYNC high time in readback mode
t8
5
ns min
Data setup time
t9
4.5
ns min
Data hold time
30
ns max
24th SCLK falling edge to BUSY falling edge
t11
670
ns max
BUSY pulse width low (single channel update)
20
ns min
24th SCLK falling edge to LDAC falling edge
t13
20
ns min
LDAC pulse width low
t14
2
μs max
BUSY rising edge to DAC output response time
t15
0
ns min
BUSY rising edge to LDAC falling edge
t16
100
ns min
LDAC falling edge to DAC output response time
t17
8
s typ
DAC output settling time, AD5390/AD5392
t17
6
s typ
DAC output settling time, AD5391
t18
20
ns min
CLR pulse width low
t19
40
s max
CLR pulse activation time
20
ns max
SCLK rising edge to SDO valid
5
ns min
SCLK falling edge to SYNC rising edge
8
ns min
SYNC rising edge to SCLK rising edge
20
ns min
SYNC rising edge to LDAC falling edge
1
Guaranteed by design and characterization, not production tested.
2
All input signals are specified with tr = tf = 5 ns (10% to 90% of VCC) and timed from a voltage level of 1.2 V.
3
4
Standalone mode only.
5
Daisy-chain mode only.
SDO
SCLK
SYNC
DIN
LDAC
t1
24
48
t3
t2
t21
t22
t7
t4
t8
t9
DB23
DB0
DB23
DB0
INPUT WORD FOR DAC N
INPUT WORD FOR DAC N+1
UNDEFINED
INPUT WORD FOR DAC N
t20
t23
t13
DB23
03773-
002
Figure 2. Serial Interface Timing Diagram (Daisy-Chain Mode)
相關(guān)PDF資料
PDF描述
VE-25D-MY-B1 CONVERTER MOD DC/DC 85V 50W
VE-25B-MY-B1 CONVERTER MOD DC/DC 95V 50W
VI-BNF-MY-B1 CONVERTER MOD DC/DC 72V 50W
VI-BND-MY-B1 CONVERTER MOD DC/DC 85V 50W
VI-BNB-MY-B1 CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5391BCPZ-5-REEL7 功能描述:IC DAC 12BIT 16CHAN 5V 64LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5391BST-3 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-CHN 3V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk
AD5391BST-3-REEL 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP T/R
AD5391BST-5 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-CHN 5V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12BIT DAC 16CH 5V 5391 LQFP52
AD5391BST-5-REEL 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 12-bit 52-Pin LQFP T/R