VDD = 2.7 V to 5.5 V, AGND = DGND = 0 V," />
參數(shù)資料
型號(hào)： AD5398BCPZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 13/17頁(yè)
文件大?。?/td> 0K
描述： IC DAC 10BIT CURRENT-SINK 8LFCSP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1
設(shè)置時(shí)間： 250µs
位數(shù)： 10
數(shù)據(jù)接口： I²C，串行
轉(zhuǎn)換器數(shù)目： 1
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 8-VFDFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 8-LFCSP-VD（3x3）
包裝： 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類型： 1 電流，單極
采樣率（每秒）： 31k
產(chǎn)品目錄頁(yè)面： 782 (CN2011-ZH PDF)
其它名稱： AD5398BCPZ-REEL7DKR
AD5398
Rev. B | Page 4 of 16
AC SPECIFICATIONS
VDD = 2.7 V to 5.5 V, AGND = DGND = 0 V, load resistance RL = 25 Ω connected to VDD, unless otherwise noted.
Table 2.
B Version1, 2
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Output Current Settling Time
250
μs
VDD = 5 V, RL = 25 Ω, LL = 680 μH
scale to scale change (0x100 to 0x300)
Slew Rate
0.3
mA/μs
Major Code Change Glitch Impulse
0.15
nA-s
1 LSB change around major carry
Digital Feedthrough3
0.06
nA-s
1 Temperature range is as follows: B Version: –40°C to +85°C.
2 Guaranteed by design and characterization; not production tested.
3 See the Terminology section.
TIMING SPECIFICATIONS
VDD = 2.7 V to 5.5 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
B Version
Parameter1
Limit at TMIN, TMAX
Unit
Description
fSCL
400
kHz max
SCL clock frequency
t1
2.5
μs min
SCL cycle time
t2
0.6
μs min
tHIGH, SCL high time
t3
1.3
μs min
tLOW, SCL low time
t4
0.6
μs min
tHD, STA, start/repeated start condition hold time
t5
100
ns min
tSU, DAT, data setup time
t62
0.9
μs max
tHD, DAT, data hold time
0
μs min
t7
0.6
μs min
tSU, STA, setup time for repeated start
t8
0.6
μs min
tSU, STO, stop condition setup time
t9
1.3
μs min
tBUF, bus free time between a stop condition and a start condition
t10
300
ns max
tR, rise time of both SCL and SDA when receiving
0
ns min
May be CMOS driven
t11
250
ns max
tF, fall time of SDA when receiving
300
ns max
tF, fall time of both SCL and SDA when transmitting
20 + 0.1 Cb3
ns min
Cb
400
pF max
Capacitive load for each bus line
1 Guaranteed by design and characterization; not production tested.
2 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH MIN of the SCL signal) in order to bridge the undefined region of SCL’s
falling edge.
3 Cb is the total capacitance of one bus line in pF. tR and tF are measured between 0.3 VDD and 0.7 VDD.
05034-
002
SDA
t9
SCL
t3
t10
t11
t4
t6
t2
t5
t7
t1
t8
START
CONDITION
REPEATED
START
CONDITION
STOP
CONDITION
Figure 2. 2-Wire Serial Interface Timing Diagram
相關(guān)PDF資料
PDF描述
VI-JVN-MZ-F3 CONVERTER MOD DC/DC 18.5V 25W
VI-JVN-MZ-F1 CONVERTER MOD DC/DC 18.5V 25W
MS27472E24A2SB CONN RCPT 100POS WALL MT W/SCKT
VI-J53-MZ-F2 CONVERTER MOD DC/DC 24V 25W
MS27468T25F19SB CONN RCPT 19POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5398BCPZ-WP 制造商:Analog Devices 功能描述:DAC 1-CH 10-bit 8-Pin LFCSP EP 制造商:Analog Devices 功能描述:10BIT DAC SINGLE SMD 5398 LFCSP8
AD5398BCSURF 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD5398BCSURFZ 功能描述:IC DAC 10BIT CURR-SINK 9WLCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:*
AD5399YRM 制造商:Analog Devices 功能描述:DAC 2-CH 12-bit 10-Pin MSOP 制造商:Analog Devices 功能描述:12BIT DAC INT REF DUAL SMD 5399
AD5399YRM-REEL7 制造商:Analog Devices 功能描述:DAC 2-CH 12-bit 10-Pin MSOP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*