Data Sheet
AD5412/AD5422
Rev. I | Page 11 of 44
ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted. Transient currents of up to
80 mA do not cause SCR latch-up.
Table 5.
Parameter
Rating
AVDD to GND
0.3 V to +48 V
AVSS to GND
+0.3 V to 28 V
AVDD to AVSS
0.3 V to +60 V
DVCC to GND
0.3 V to +7 V
Digital Inputs to GND
0.3 V to DVCC + 0.3 V or 7 V
(whichever is less)
Digital Outputs to GND
0.3 V to DVCC + 0.3 V or 7 V
(whichever is less)
REFIN/REFOUT to GND
0.3 V to +7 V
VOUT to GND
AVSS to AVDD
IOUT to GND
0.3 V to AVDD
Operating Temperature Range (TA)
40°C to +85°C
Storage Temperature Range
65°C to +150°C
Junction Temperature (TJ max)
125°C
24-Lead TSSOP_EP Package
35°C/W
40-Lead LFCSP Package
33°C/W
Power Dissipation
(TJ max – TA)/θJA
Lead Temperature
JEDEC industry standard
Soldering
J-STD-020
ESD (Human Body Model)
2 kV
1
Power dissipated on chip must be derated to keep the junction temperature
below 125°C, assuming that the maximum power dissipation condition is
sourcing 24 mA into GND from IOUT with a 4 mA on-chip current.
2
Thermal impedance simulated values are based on JEDEC 2S2P thermal test
board with thermal vias. See JEDEC JESD51.
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION