- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8977 > AD5422BCPZ-REEL7 (Analog Devices Inc)IC DAC 16BIT SRL 40LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5422BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 31/44頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT SRL 40LFCSP |
| 設計資源： | 16-Bit Fully Isolated Output Module Using AD5422 and ADuM1401 (CN0065) Simplified 16-Bit Voltage Output and 4 mA-to-20 mA Output Solution Using AD5422 (CN0077) |
| 標準包裝： | 1 |
| 設置時間： | 25µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 功率耗散（最大）： | 950mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 40-LFCSP-VQ（6x6） |
| 包裝： | 標準包裝 |
| 輸出數(shù)目和類型： | 1 電流，單極；1 電流，雙極；1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | 40k |
| 其它名稱： | AD5422BCPZ-REEL7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Data Sheet
AD5412/AD5422
Rev. I | Page 37 of 44
APPLICATIONS INFORMATION
VOLTAGE AND CURRENT OUTPUT RANGES ON
THE SAME TERMINAL
The current and voltage output pins can be connected together.
A buffer amplifier is required however to prevent a current
leakage path through an internal 40k resistor on the +VSENSE pin,
when the device is in current output mode. In current mode the
VOUT pin is high impedance while in voltage output mode, the
IOUT pin is high impedance and will not affect the voltage
output. It is important that the external RSET be used in this
configuration, as depicted in Figure 77.
IOUT
AD5412/
AD5422
IOUT/VOUT
+VSENSE
–VSENSE
VOUT
RSET
OP07/OP184
06996-
071
Figure 77. IOUT and VOUT Connected Together
DRIVING INDUCTIVE LOADS
When driving inductive or poorly defined loads, connect a
0.01 F capacitor between IOUT and GND. This ensures stability
with loads above 50 mH. There is no maximum capacitance
limit. The capacitive component of the load may cause slower
settling. The digital slew rate control feature may also prove
useful in this situation.
TRANSIENT VOLTAGE PROTECTION
prevent damage from normal handling. The industrial control
environment can, however, subject I/O circuits to much higher
high voltage transients, external power diodes and a surge
current limiting resistor are required, as shown in Figure 78.
The constraint on the resistor value is that, during normal
operation, the output level at IOUT must remain within its voltage
compliance limit of AVDD – 2.5 V, and the two protection diodes
and resistor must have appropriate power ratings. Further
protection can be provided with transient voltage suppressors or
transorbs; these are available as both unidirectional suppressors
(protect against positive high voltage transients) and
bidirectional suppressors (protect against both positive and
negative high voltage transients) and are available in a wide
range of standoff and breakdown voltage ratings. It is
recommended that all field connected nodes be protected.
AVDD
IOUT
RLOAD
RP
AVDD
AD5412/
AD5422
GND
AVSS
06996-
064
Figure 78. Output Transient Voltage Protection
GALVANICALLY ISOLATED INTERFACE
In many process control applications, it is necessary to provide
an isolation barrier between the controller and the unit being
controlled to protect and isolate the controlling circuitry from
any hazardous common-mode voltages that may occur. The
iCoupler products from Analog Devices, Inc., provide voltage
isolation in excess of 2.5 kV. The serial loading structure of the
because the number of interface lines is kept to a minimum.
AD5422 using an ADuM1400. For further information, visit
ENCODE
SERIAL
CLOCK IN
CONTROLLER
ADuM14001
SERIAL
DATA OUT
SYNC OUT
CONTROL
OUT
DECODE
TO
SCLK
TO
SDIN
TO
LATCH
TO
CLEAR
VIA
VOA
ENCODE
DECODE
VIB
VOB
ENCODE
DECODE
VIC
VOC
ENCODE
DECODE
VID
VOD
06996-
065
1ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 79. Isolated Interface
MICROPROCESSOR INTERFACING
bus that uses a protocol compatible with microcontrollers and
DSP processors. The communications channel is a 3-wire
minimum interface consisting of a clock signal, a data signal,
word with data valid on the rising edge of SCLK.
For all interfaces, the DAC output update is initiated on the
rising edge of LATCH. The contents of the registers can be
read using the readback function.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B40-MV-F1 | CONVERTER MOD DC/DC 5V 150W |
| VI-B4B-MW-F3 | CONVERTER MOD DC/DC 95V 100W |
| VE-2NH-MW-F4 | CONVERTER MOD DC/DC 52V 100W |
| VI-B4B-MW-F1 | CONVERTER MOD DC/DC 95V 100W |
| AD7845JRZ | IC DAC 12BIT MULT LC2MOS 24-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5422BREZ | 功能描述:IC DAC 16BIT 1CH 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5422BREZ-REEL | 功能描述:IC DAC 16BIT 1CH SRL INP 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5424 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5424_1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface |
| AD5424BRU | 制造商:Analog Devices 功能描述:DAC SGL R-2R 8BIT 16TSSOP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。