參數(shù)資料
型號： AD5530BRU
廠商： ANALOG DEVICES INC
元件分類： DAC
英文描述： ECONOLINE: RO & RE - Industry Standard Pinout- 1kVDC & 2kVDC Isolation- UL94V-0 Package Material- Toroidal Magnetics- Fully Encapsulated- Custom Solutions Available- Efficiency to 85%
中文描述： SERIAL INPUT LOADING, 20 us SETTLING TIME, 12-BIT DAC, PDSO16
封裝： MO-153AB, TSSOP-16
文件頁數(shù)： 5/16頁
文件大?。?/td> 407K
代理商： AD5530BRU
REV. 0
AD5530/AD5531
–5–
SCLK
SYNC
SDIN
t
1
DB15
DB14
DB11
MSB
t
4
t
6
t
7
t
8
t
5
t
3
t
2
SDO
(DAISY
CHAINING)
RBEN
SDO
(READBACK)
DB15
MSB
LSB
t
14
t
15
t
16
t
17
RB13
RB0
MSB
LSB
0
t
13
t
14
DB0
LSB
DB11
DB0
t
13
0
Figure 2. Timing Diagram for Daisy-Chaining and READBACK Mode
DAISY-CHAINING AND READBACK TIMING CHARACTERISTICS
1, 2, 3
to
–
16.5 V; V
SS
=
–
15 V
±
10%; GND = 0 V; R
L
= 5 k
and C
L
= 220 pF to GND. All specifications T
MIN
to T
MAX
, unless otherwise noted.)
Parameter
Limit at T
MIN
, T
MAX
2
500
200
200
50
40
50
40
15
50
130
50
50
50
100
Unit
Description
f
MAX
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
12
t
13
t
14
t
15
t
16
t
17
MHz max
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns max
ns min
ns min
ns min
SCLK Frequency
SCLK Cycle Time
SCLK Low Time
SCLK High Time
SYNC
to SCLK Falling Edge Setup Time
SCLK Falling Edge to
SYNC
Rising Edge
Min
SYNC
High Time
Data Setup Time
Data Hold Time
CLR
Pulsewidth
SCLK Falling Edge to SDO Valid
SCLK Falling Edge to SDO Invalid
RBEN
to SCLK Falling Edge Setup Time
RBEN
Hold Time
RBEN
Falling Edge to SDO Valid
1
Guaranteed by design. Not production tested.
2
Sample tested during initial release and after any redesign or process change that may affect this parameter. All input signals are measured with tr = tf = 5 ns
(10% to 90% of V
) and timed from a voltage level of (V
IL
+ V
IH
)/2.
3
SDO; R
PULLUP
= 5 k
, C
L
= 15 pF.
Specifications subject to change without notice.
(V
DD
= 10.8 V to 16.5 V, V
SS
=
–
10.8 V
相關(guān)PDF資料
PDF描述
AD5531 Serial Input, Voltage Output 12-/14-Bit DACs
AD5531BRU RE Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 05V; Power: 1W; Industry Standard Pinout; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; Optional Continuous Short Circuit Protected; Fully Encapsulated; Custom Solutions Available; Efficiency to 85%
AD5532 32-Channel, 14-Bit Voltage-Output DAC
AD5532-1 32-Channel, 14-Bit Voltage-Output DAC
AD5532-2 32-Channel, 14-Bit Voltage-Output DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5530BRU-REEL 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 16-Pin TSSOP T/R
AD5530BRU-REEL7 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:DAC 1CH R-2R 12-BIT 16TSSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:12-BIT VOLTAGE OUTPUT DAC I.C. - Tape and Reel
AD5530BRU-U1 制造商:Analog Devices 功能描述:DAC 1CH R-2R 12-BIT 16TSSOP - Bulk
AD5530BRUZ 功能描述:IC DAC 12BIT SRL IN/VOUT 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD5530BRUZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*