- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1890 > AD5535ABCZ (Analog Devices Inc)IC DAC 14BIT 32CHAN 124CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5535ABCZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 32CHAN 124CSPBGA |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 65µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 32 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 594mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 124-LBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 124-CSPBGA（15x15） |
| 包裝： | 托盤(pán) |
| 輸出數(shù)目和類(lèi)型： | 32 電壓，單極 |
| 采樣率（每秒）： | 1.2M |
| 配用： | EVAL-AD5535EBZ-ND - BOARD EVALUATION FOR AD5535 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD5535
Rev. A | Page 13 of 16
Figure 17 shows the connection diagram.
AD5535-to-PIC16C6x/7x Interface
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5535*
ADSP-2101/
ADSP-2103*
SCLK
DIN
SYNC
SCLK
DT
TFS
05068-011
The PIC16C6x/7x synchronous serial port (SSP) is configured
as an SPI master with the clock polarity bit = 0. This is done
by writing to the synchronous serial port control register
(SSPCON). See the PIC16/17 Microcontroller User Manual.
In this example, I/O port RA1 is being used to pulse SYNC
and enable the serial port of the AD5535. This microcontroller
transfers only eight bits of data during each serial transfer
operation; therefore, three consecutive write operations are
necessary to transmit 19 bits of data. Data is transmitted MSB
first. It is important to left justify the data in the SPDR register
so that the first 19 bits transmitted contain valid data. RA1 must
be pulled low to start a transfer. It must be brought high and
pulled low again before any further write cycles can take place.
Figure 17. AD5535-to-ADSP-2101/ADSP-2103 Interface
AD5535-to-MC68HC11 Interface
The serial peripheral interface (SPI) on the MC68HC11 is
configured for master mode (MSTR = 1), clock polarity bit
(CPOL) = 0, and clock phase bit (CPHA) = 1. The SPI is
configured by writing to the SPI control register (SPCR)—see
the 68HC11 User Manual. SCK of the MC68HC11 drives the
SCLK of the AD5535 and the MOSI output drives the serial
data line (D
Figure 19 shows the connection diagram.
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5535*
PIC16C6x/7x*
SCLK
DIN
SYNC
SCK/RC3
SDI/RC4
RA1
05068-013
) of the AD5535. The SYNC
IN
signal is derived from
a port line (PC7). When data is being transmitted to the
AD5535, the SYNC line is taken low (PC7).
Data appearing on the MOSI output is valid on the falling edge
of SCK. The MC68HC11 transfers only eight bits of data during
each serial transfer operation; therefore, three consecutive write
operations are necessary to transmit 19 bits of data. Data is
transmitted MSB first. It is important to left justify the data in
the SPDR register so that the first 19 bits transmitted contain
valid data. PC7 must be pulled low to start a transfer. It is taken
high and pulled low again before any further write cycles can
take place. See
Figure 19. AD5535-to-PIC16C6x/7x Interface
AD5535-to-8051 Interface
The AD5535 requires a clock synchronized to the serial data. The
8051 serial interface must therefore be operated in Mode 0. In
this mode, serial data exits the 8051 through R×D, and a shift
clock is output upon T×D. The SYNC signal is derived from a
port line (P1.1).
Figure 20 shows how the 8051 is connected to
the AD5535. Because the AD5535 shifts data out upon the rising
edge of the shift clock and latches data in upon the falling edge,
the shift clock must be inverted. Note also that the AD5535
requires its data with the MSB first. Because the 8051 outputs the
LSB first, the transmit routine must take this into account.
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5535*
MC68HC11*
SCLK
DIN
SYNC
SCK
MOSI
PC7
05068-012
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5535*
8051*
SCLK
DIN
SYNC
TxD
RxD
P1.1
05068-014
Figure 18. AD5535-to-MC68HC11 Interface
Figure 20. AD5535-to-8051 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5547BRU | IC DAC 16BIT DUAL 38-TSSOP |
| AD5560JSVUZ-REEL | IC DPS PROGRAMABLE W/DAC 64TQFP |
| AD557JN | IC DAC 8BIT V-OUT 16-DIP |
| AD561KD | IC DAC 10BIT 5-15V IN MONO 16DIP |
| AD565AKD | IC DAC 12BIT MONO 250NS 24-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5535B | 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel, 14-Bit DAC with Full-Scale Output Voltage Programmable from 50 V to 200 V |
| AD5535BKBC | 制造商:Analog Devices 功能描述:BUILT-IN CAPACITANCE CERAMIC RESONATOR 制造商:Analog Devices 功能描述:32-CHANNEL DAC WITH 200V AMPLIFIER - Trays 制造商:Analog Devices 功能描述:IC DAC 14BIT SRL 124CSPBGA 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC IC 32-CH w/ 200V AMP |
| AD5535BKBCZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| ad5535bru | 制造商:Analog Devices 功能描述: |
| AD5539 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Frequency Operational Amplifier |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。