- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8580 > AD5544BCPZ-RL7 (Analog Devices Inc)IC DAC 16BIT SER QUAD 32-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5544BCPZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/24頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT SER QUAD 32-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 設(shè)置時(shí)間： | 900ns |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 1.25mW |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP（5x5） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電流，單極；4 電流，雙極 |
Data Sheet
AD5544/AD5554
Rev. G | Page 15 of 24
SERIAL DATA INTERFACE
The AD5544/AD5554 use a 3-wire (CS, SDI, CLK), SPI-compatible
serial data interface. Serial data of the AD5544/AD5554 is clocked
into the serial input register in an 18-bit and 16-bit data-word
format, respectively. The MSB bits are loaded first. Table 5 defines
the 18 data-word bits for the AD5544, and Table 6 defines the
16 data-word bits for the AD5554. Data is placed on the SDI pin
and clocked into the register on the positive clock edge of CLK,
subject to the data setup and data hold time requirements specified
in the interface timing specifications (see Table 1 and Table 2).
Data can be clocked in only while the CS chip select pin is active
low. For the AD5544, only the last 18 bits clocked into the serial
register are interrogated when the CS pin returns to the logic high
state; extra data bits are ignored. For the AD5554, only the last
16 bits clocked into the serial register are interrogated when the
CS pin returns to the logic high state. Because most microcon-
trollers output serial data in 8-bit bytes, three right-justified data
bytes can be written to the AD5544. Keeping the CS line low
between the first, second, and third byte transfers results in a
successful serial register update.
Similarly, two right-justified data bytes can be written to the
AD5554. Keeping the CS line low between the first and second
byte transfer results in a successful serial register update.
When the data is properly aligned in the shift register, the posi-
tive edge of the CS initiates the transfer of new data to the target
DAC register, determined by the decoding of Address Bit A1
and Figure 3 define the characteristics of the software serial
interface.
the characteristics of the software serial interface. Figure 23 and
Figure 24 show the equivalent logic interface for the key digital
control pins for the AD5544. The AD5554 has a similar configu-
ration, except that it has 14 data bits. Two additional pins, RS and
MSB, provide hardware control over the preset function and
DAC register loading. If these functions are not needed, the RS
pin can be tied to logic high. The asynchronous input RS pin
forces all input and the DAC registers to either the zero-code
state (MSB = 0) or the half-scale state (MSB = 1).
Table 5. AD5544 Serial Input Register Data Format (Data Is Loaded in the MSB-First Format)1
MSB
LSB
B17
B16
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
A1
A0
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
1
Only the last 18 bits of data clocked into the serial register (address + data) are inspected when the positive edge of the CS line returns to logic high. At this point, an
internally generated load strobe transfers the serial register data contents (Bit D15 to Bit D0) to the decoded DAC input register address determined by Bit A1 and Bit A0.
Any extra bits clocked into the AD5544 shift register are ignored; only the last 18 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be
tied logic low to disable the DAC registers.
Table 6. AD5554 Serial Input Register Data Format (Data Is Loaded in the MSB-First Format)1
MSB
LSB
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
A1
A0
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
1
Only the last 16 bits of data clocked into the serial register (address + data) are inspected when the positive edge of the CS line returns to logic high. At this point, an
internally generated load strobe transfers the serial register data contents (Bit D13 to Bit D0) to the decoded DAC input register address determined by Bit A1 and Bit A0.
Any extra bits clocked into the AD5554 shift register are ignored; only the last 16 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be
tied logic low to disable the DAC registers.
Table 7. Address Decode
A1
A0
DAC Decoded
0
DAC A
0
1
DAC B
1
0
DAC C
1
DAC D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7245AQ | IC DAC 12BIT W/REF 24-CDIP |
| AD7225LPZ-REEL | IC DAC 8BIT QUAD W/AMP 28-PLCC |
| AD558KP | IC DAC 8BIT 5-15V IN MONO 20PLCC |
| VI-2WW-IV-F2 | CONVERTER MOD DC/DC 5.5V 150W |
| VI-2WV-IV-F2 | CONVERTER MOD DC/DC 5.8V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5544BRSZ | 功能描述:IC DAC 16BIT SER QUAD 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5544BRSZ-REEL7 | 功能描述:IC DAC 16BIT QUAD SRL 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5544EVAL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, Current-Output, Serial-Input 16-/14-Bit DACs |
| AD5544SRS-EP | 功能描述:數(shù)模轉(zhuǎn)換器- DAC QUAD 16-BIT DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD5545 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, Current-Output, Serial-Input, 16-/14-Bit DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。